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ABSTRACT

An abstract of the dissertation of Mazad Shaheriar Zaveri for the Doctor of Philosophy
in Electrical and Computer Engineering presented October 29, 2009.

Title: CMOL/CMOS Hardware Architectures and Performance/Price for Bayesian
Memory - The Building Block of Intelligent Systems

The semiconductor/computer industry has been following Moore's law for
several decades and has reaped the benefits in speed and density of the resultant
scaling. Transistor density has reached almost one billion per chip, and transistor
delays are in picoseconds. However, scaling has slowed down, and the semiconductor
industry is now facing several challenges. Hybrid CMOS/nano technologies, such as
CMOL, are considered as an interim solution to some of the challenges. Another
potential

architectural

solution

includes

specialized

architectures

for

applications/models in the intelligent computing domain, one aspect of which includes
abstract computational models inspired from the neuro/cognitive sciences.
Consequently in this dissertation, we focus on the hardware implementations
of Bayesian Memory (BM), which is a (Bayesian) Biologically Inspired
Computational Model (BICM). This model is a simplified version of George and
Hawkins' model of the visual cortex, which includes an inference framework based on
Judea Pearl's belief propagation.

2

We then present a "hardware design space exploration" methodology for
implementing and analyzing the (digital and mixed-signal) hardware for the BM. This
particular methodology involves: analyzing the computational/operational cost and the
related micro-architecture, exploring candidate hardware components, proposing
various custom hardware architectures using both traditional CMOS and hybrid
nanotechnology - CMOL, and investigating the baseline performance/price of these
architectures. The results suggest that CMOL is a promising candidate for
implementing a BM. Such implementations can utilize the very high density
storage/computation benefits of these new nano-scale technologies much more
efficiently; for example, the throughput per 858 mm2 (TPM) obtained for CMOL
based architectures is 32 to 40 times better than the TPM for a CMOS based
multiprocessor/multi-FPGA system, and almost 2000 times better than the TPM for a
PC implementation.
We later use this methodology to investigate the hardware implementations of
cortex-scale spiking neural system, which is an approximate neural equivalent of
BICM based cortex-scale system. The results of this investigation also suggest that
CMOL is a promising candidate to implement such large-scale neuromorphic systems.
In general, the assessment of such hypothetical baseline hardware architectures
provides

the

prospects

for

building

large-scale

(mammalian

cortex-scale)

implementations of neuromorphic/Bayesian/intelligent systems using state-of-the-art
and beyond state-of-the-art silicon structures.
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1.
1.1

INTRODUCTION

RESEARCH BACKGROUND AND DISSERTATION OVERVIEW
Computer engineers are facing several challenges as the semiconductor

industry continues to follow Moore's law and the resulting scaling1c* [1], [2]. These
challenges are numerous and diverse, such as design, verification, manufacturing,
nano-scale physics, power management, architecture, applications & utilization,
significant limitations in "intelligent computing", etc [3], [4]. Many of these
challenges are relevant to the work presented here are:
•

"Density overkill": As we approach billions of transistors on a single die [5], it
has become increasingly difficult for chip designers to use all the transistors
that are available [4]. It is also becoming increasingly difficult to guarantee
fully correct operation of such complex chips.

•

"Performance overkill": The volume markets are no longer performance driven
[4].

•

Parallel processing: Because of power constraints, clock speed has been mostly
fixed for almost a decade. Consequently, performance/price improvements will
primarily come from various kinds of parallel processing [3]. However, unlike
increasing clock speed, applications/users are finding it difficult to fully utilize
parallel (or multicore) architectures. The difficulties of parallel programming,

• The subscript 'IC' refers to transistor gate length scaling in integrated circuits, according to Moore's
law.
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Chapter 1
2
Amdahl's law [6], and limited memory bandwidth are increasingly serious
limitations to fully leveraging multicore architectures [4].
•

Architectural issues: Although there has been research in the past on exotic
architectures, the "von Neumann" architecture is still the only viable
commercial alternative [3], [7]. In general, the analog and digital architecture
community has so far focused only on a limited range of designs/architectures.
In addition, there has been very little effort aimed at studying or exploring the
design/architecture

space,

searching

for

potential

new

candidate

designs/architectures, and investigating their relative performance/price.
•

Intelligent computing: There has been progress in intelligent computing, but
we are still far from approaching the capabilities of even simple biological
computation, let alone something as capable as Alan Turing's "intelligent
machines" [8]. Traditional Artificial Intelligence (AI) has not yet provided
solutions to true "general-purpose intelligence" [9]; and likewise neither have
traditional Bayesian networks, Artificial Neural Networks (ANNs), nor fuzzy
logic provided robust solutions to such "boundaryt problems" [4]. The

• According to Amdahl's law, the performance increase (speed-up) is limited by the sequential part of
the code. Speed-up is S = 1/[op, + (opp Ip)], where op.= the number of serial operations, OPp = number
of parallel operations, and p = number of parallel processors. Hence, as the number of parallel
processors p increase, S becomes more dependent on the serial portion of the data ( 1/op.).
t Intelligent computing deals with problems that occur at the "boundary" between the real world
(sensors) and the digital world, and where the computer tries to make sense out of massive quantities of
data; examples of such problems are: speech and image recognition, automatic target recognition,
robotic control, etc.
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Chapter 1
3
inability to implement intelligent computing ts a maJor limitation to fully
utilizing computer/semiconductor technology [4].
•

Efficient utilization of silicon real-estate: The two most important advantages
of technology scaling1c are speed and density. The transistor density available
with modem state-of-the-art µ-processors has reached one billion per chip [5].
Transistor switching delays are only a few picoseconds, and now these
processors are moving to multiple core architectures [5]. Emerging nanoelectronics will further increase the densities and speeds [3]. However, if we
exclude general-purpose processors/architectures, an important challenge then
is: Where else can we efficiently utilize silicon technology, and its capabilities:
speed, density, and multicore concepts?
As we begin to see potential limits to Moore's law, alternative technologies,

such as nano and molecular scale electronics are being studied as possible solutions to
continued scaling and performance improvement. However, these technologies do not
address any of the problems discussed above, in fact, they aggravate many of them [l],
[4]. Designers are currently struggling with how to use and reliably design chips with
billions of transistors and yet the semiconductor industry is looking to increase that
number by 2 to 3 orders of magnitude [3]. Existing design tools and methodologies
simply will not stretch that far [3].
Borkar [2] indicates that, as yet, there is no nanoelectronic candidate with the
potential for replacing, within the next ten to fifteen years, Complementary Metal-
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4
Oxide-Semiconductor (CMOS) as it is being used today in state-of-the-art µprocessors. However, recent research has shown that certain kinds of nano-scale
electronics, when used in hybrid configurations with existing CMOS, have potential as
application-driven circuits, reconfigurable circuits, new computing structures, high
density memory, and hybrid and bio-inspired architectures [1], [3], [4], [10], [11],
[12], [13], [14]. One of the most promising of these hybrid technologies is CMOL,
developed by Likharev et al. [12], and with related work done at HP Labs [14]. CMOL
consists of a (2-layered) nanowire grid fabricated on top of CMOS, with nanodevices
located at each cross-point of the nanowires, which function as programmable
switches. CMOL can be configured as memory, logic circuits and FPGAs, mixedsignal computational structures, etc [1], [15]. It has been proposed that future hybrid
systems would be the best of both worlds, i.e. most of the computation would be
performed in high density nanoelectronics and CMOS would be used only for 1/0,
buffers, signal restoration, flip-flops or high speed circuits [16]. In general, CMOL is
slow because of the high resistance of nanowires and high resistance of "on"
nanodevices, but provides massive parallelism [1], [4].
One potential "architectural solution" to some of the above challenges includes
hardware architectures for applications/models in the neuro/bio-inspired and
intelligent computing domain [17], [4]. Most of these applications are inherently
compute and memory intensive, and also massively parallel. Consequently, it is
possible that such applications would be able to fully utilize nano-scale silicon
technology much more efficiently [4].
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At the IEEE Centenary in 1984 ("The Next 100 Years," IEEE Technical
Convocation), Dr. Robert Noyce, co-founder oflntel and co-inventor of the Integrated
Circuit, said [4]: "Until now we have been going the other way; that is, in order to
understand the brain we have used the computer as a model for it. Perhaps it is time
to reverse this reasoning: to understand where we should go with the computer, we
should look to the brain for some clues."
During the past couple of decades, researchers have been looking at biology
for inspiration, particularly the mammalian cortex. The cortex is considered as the
"ultimate cognitive processor" produced by nature, and is a "powerful general purpose
computational device that is a fundamental component of all higher level intelligence"
[ 1], [4]. The ANN and connectionist communities in AI were the first to take
inspiration from the way neurons function and connect, and they provided abstract
mathematical models of neurons. However, these traditional AI solutions to intelligent
computing did not scaleNN* well [4], and their use was limited to small applications
and domains. But recently, the computational neuroscience community has begun
developing scalableNN computational models that do Bayesian inference and have the
potential of being applied to intelligent computing [4]. These abstract computational
models are inspired from the structural and functional properties of the neocortex, the
feedfowrard and feedback interactions between cortical layers, and its resulting

• The subscript 'NN' refers to the scaling aspects of neuro / bio-inspired computational models
(software or hardware), i.e. when 'small-scale' computational models are expanded to emulate the
'large-scale' human cortex, what are the resultant effects in terms of timing, computational resources,
hardware area/volume, data/memory size, model complexity, etc?
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higher-level cognitive phenomena. In this dissertation, these models are referred to as
Biologically Inspired Computational Models (BICMs). Examples of BICMs based on
associative memories are the work by Granger [18], Lansner et al. [19], Hammerstrom
et al. [1], etc. Examples of Bayesian framework based BICMs are the work by Lee and
Mumford [20], Dean [21], George and Hawkins [22], [23], etc.
Most of these BICMs are models at an intermediate level of abstraction,
situated midway between the cognitive and neural levels of abstraction (see Figure
2-2). However, there is another community of neuroscience researchers, which focuses
exclusively on neural models (at the neural-level of abstraction). However, these
computational neural models are different from traditional ANNs, because many of
these are based on biological spiking neurons, with varying degree of biological
details. In addition, the goal of this community is to perform large-scale, possibly
mammalian cortex-scale emulations/simulations of those models, and disover the
underlying computational principles of neural circuity in the cortex, which may
ultimately lead to "emergent cognitive [behavior]" [24]. However, these efforts are
less focused on solving or applying these large-scale neural models to real world
problems. Some examples of large-scale simulations of computational neural models
include the work by Modha et al. [7], Lansner et al. [25], Meier et al. [26],
Hammerstrom et al. [27], Klar et al. [28], etc.
Modha [7], who heads the Cognitive Computing effort at IBM Almaden
Research Center, claims that insights obtained from large-scale hardware/software
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implementations of neural and cortical models "will lead to novel cognitive systems,
computing architectures, and programming paradigms." Similarly, Markram [24], who
leads the "Blue Brain Project" claims that only large-scale simulations of neurons with
very high degree of biological details, will ultimately lead to "emergent cognitive
properties".
All these efforts (at various levels of abstractions) is a part of a much larger
objective in "reverse engineering the brain", which is one of the National Academy of
Engineering's (NAE's) grand challenges of the 21 st century [9].
The discussion until now clearly indicates that large-scale implementations
(including emulations/simulations) of bio/cortex/neuro inspired computational models
are neecessary to ultimately figure out the underlying computational principles of the
cortex, and to apply these modes to large-scale real world applications. However, so
far, most of these models have been implemented only in software or indirectly on
general-purpose processor/PC and processor clusters (i.e. supercomputers). On the
other hand, the aVLSI (analog VLSI) community has focused on hardware
implementations using only analog CMOS circuits. These implementations, using
either PC-cluster or aVLSI, are at the two extremes in the possible design space for
implementing these models. (The complete hardware/software design space, also
referred to as "hardware virtualization spectrum" [27], is shown in Figure 2-8.) Hence,
for the purposes of this dissertation, we can conclude that most of the existing work
done on the implementations of Bayesian BICMs (and spiking neural models) are
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exclusively concentrated on limited regions of the hardware design space (region- I,
region-4, and region-8). The remaining regions (region-5 through region-7) in the
design space are generally left unexplored, and present an excellent opportunity for
research. In fact, some preliminary work [l], [11], has shown that the implementations
in those regions will seal~ well (together with semiconductor device scaling1c), and
provide a wider range of cost-performance trade-offs as compared to the remaining
regions, in the future. We believe that the BICMs, which have been proposed recently,
when combined with extremely dense hybrid nanoelectronics, have the potential for
"comparably scalabl~ cognitive hardware" [l], [4]. In fact, Likharev (who pioneered
the hybrid nanotechnology - CMOL), during several of his invited talks, and in his
publications, has claimed that CMOL is the only nanoelectronic candidate with the
potential "for challenging the mammal cerebral cortex in density, far exceeding it in
speed, at manageable power consumption" [29]. So in this dissertation, we intend to
verify Likharev's claim [29], but for implementing BICMs, which are very different
from the models used in his previous work. In addition, another goal of our work is to
study the prospects for building human cortex-scale hardware systems, estimate the
performance/price for these extremely scaledNN implementations, and validate
Likharev's claim for the same.
It is suggested that the effective design and use of nanoelectronics requires
new kinds of "nanoarchitectures at all levels", and hence, requires an "applicationspecific total system solution" [3], [4]. Consequently, in this dissertation we propose a
new family of (custom) application-specific hardware architectures, which implement
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computational models inspired from neuro/cognitive sciences, and which are built

'.
usmg

traditional

CMOS

and

hybrid

nanotechnology

CMOL*

(Cmos/nanowire/MOLecular-device) technologies. Such neuro/bio-inspired hardware
architectures are considered a potential solution for some of the challenges discussed
earlier [17]. Furthermore, we believe that such biologically inspired algorithms map
more cleanly to nano and molecular scale electronics than do traditional computing
algorithms, and hence, are able to more efficiently utilize silicon real-estate [4].
In this work, we first characterized a relevant family of Bayesian BICMs, and
then selected George and Hawkins' Model (GHM) [22] as a starting point. We
conceptually simplified the GHM, to derive our basic/baseline model, which is
referred to as Bayesian Memory (BM). We then developed a set of baselinet
application-specific hardware architectures for the BM, and investigated their relative
baseline performance/price measures using both traditional CMOS and a hypothetical
CMOL technology. We analyzed several designs/architectures in this work, including
digital Fixed-Point (FXP) (4-bit to 32-bits), digital Floating-Point (FLP), digital
Logarithmic Number System (LNS), and Mixed-Signal (MS) architectures. In the
larger perspective, this is a "hardware design space exploration", which is a first step
in looking at radical new computing models and implementation technologies. Not

• We use the term CMOL to describe a specific family ofnanogrid structures as developed by Likharev
et al.
t The baseline configuration for any hardware takes into account conservative assumptions and worst
case design considerations, the design tends to be more virtualized and perhaps less optimized; hence,
the price (area and power) and performance (speed) are on the lower-end, or at the baseline.
Consequently, in the future, sophisticated designs would probably have better performance, but at a
higher price.
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only is this is a first tentative step in developing nanoelectronic based intelligent
computing structures, but we have also developed an "architecture evaluation
methodology" which we believe has application to a broader range of models and
implementation technologies.
The results of the hardware analysis for the implementations of the BM
provide

a

basis

for

building

large-scale

(possibly

cortex-scale)

inference

engines/systems, and/or intelligent systems, and applying those to real-world
applications. It also provides guidance for efficiently utilizing hybrid nanotechnology CMOL for building such systems.
In addition, we have also performed a similar design space exploration for (a
more biological) Cortex-Scale Spiking Neural System (CSSNS). We consider that the
CSSNS is the equivalent neural version of a BM based cortex-scale system. We
assume that a CSSNS (which is at the neural-level of abstraction) should be based on
only biological constrains, such as, 8000 synapses per neuron, sparse input/output
activity, and long-range connectivity, etc; and should be independent of the BM or a
particular BICM (which is at the intermediate-level of abstraction). The results of the
hardware analysis are useful for comparing the implementations at different levels of
abstraction, i.e. comparing the intermediate-level (BM) to the neural-level (CSSNS).
In addition, the results of the hardware analysis for the CSSNS (and the BM) attempt
to provide preliminary answers to, or at least some guidance towards answering, these
ultimate questions: "How much does it cost to implement all the neurons and synapses
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in the mammalian cortex in custom silicon? What are the design options? How do we
analyze such designs? What are the performance/price trade-offs?"
In the following Sections, we explicitly discuss the motivation and
contributions of this dissertation. (Some of the earlier discussions may overlap with
the following Sections.)

1.2

MOTIVATION AND GOALS
In the earlier section, we discussed that several BICMs have been proposed.

However, which BICM is the best suited for baseline hardware implementation?
Which BICMs are not yet implemented in hardware? And what are the essential
characteristics of these BICMs? If we simplify the BICMs to contain only the most
basic functionality, can we show satisfactory performance? What simplifications are
needed to reduce the computational cost of the hardware implementation? What
factors need to be considered from the hardware implementation perspective? What
could be defined as a baseline for such BICMs and their hardware implementation?
Once we define baseline hardware, what are the design space options for hardware
implementation? Is there a methodological way to study these design options? What
are the performance/price estimates for various points in the hardware design space?
What are the trade-offs for implementing a BICM (intermediate-level of abstraction)
vs. implementing an equivalent spiking neural network (neural-level of abstraction)?
These questions provide the motivation for the research described in this dissertation.
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The goal of this dissertation is to find answers to these inspiring questions. The
discussions in Section 2.7, Section 2.8.2, and Section 2.8.3 will provide answers to
some of the preliminary questions. The remaining questions will be answered through
the following Chapters.
Considerable work has already been done on the hardware implementations
and performance/price analyses of BICMs ·(or "cortical columns") based on BCPNN
and associative memories [19], [1]. So we rule out pursuing the implementation of
these particular models. In Section 2.7, we discuss that the GHM is the starting point
for this work.
It should be realized that there are no universal benchmarks or baseline

configurations available to allow a comparison of the hardware for GHM or similar

BICMs [1]. In addition, factors that vary over the various models, such as data
precision, vector/matrix sizes, algorithmic configurations, and hardware/circuit
options, make these comparisons even more difficult. Hence, one of the goals of this
work is to attempt to define "baseline" for the model, and its implementation.
Consequently, we have simplified the GHM, to include only the most basic and
essential functionality. In addition, we define baseline hardware as: the baseline
configuration for any hardware that takes into account conservative assumptions and

worst case design considerations, the design tends to be more virtualized and perhaps
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less optimized; hence, the price (area and power), and performance (speed) tend to be
at the lower-end, i.e., the baseline. Consequently, in the future, sophisticated designs
(for the simplified and/or improved model) would probably have better performance,
but at a higher price.
Important Note: In this work/dissertation, we are neither proposing a new or
sophisticated cortical model and/or BICM, nor are we claiming that Bayesian BICMs
are better than other existing conventional computational models (including traditional
AI or machine learning techniques). Rather, our interests are in defining the most basic
and/or baseline version of the BICM, so that we can define the baseline hardware
configuration, and investigate the corresponding baseline performance/price. This
baseline performance/price serves as a "reference" and "guideline" for comparing
future implementations/studies. Future implementations/studies would need to study
the implementation of a more sophisticated/improved version of the BICM, or an
optimized implementation of the baseline BICM.
We already discussed in Section 1.1 that, as Moore's law starts to slow down,
the semiconductor industry is actively involved in looking at new computing devices
as possible replacements for CMOS or to augment CMOS, as we have described here
with hybrid CMOS/nanogrid structures [30]. Much of this work has been on nano or

• Some caveats related to power are: Our particular analysis method for power leads to worst case
power estimates. In our analysis for power, we do not factor in the percentage of utilization (according
to the algorithmic requirements) of the hardware components; as a result, the analysis indirectly
presumes that all components are concurrently active. Consequently, the results in this dissertation
provide worst case power estimates and/or worst case power density.
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even molecular scale devices. However, there is a sense that replacing CMOS as it is
used today to implement state-of-the-art digital circuits is not likely, since no
promising candidate structures have been found [2]. What is more likely is that
specialized devices that implement certain useful functionality, possibly using hybrid
analog/digital computations, could enable a new set of computational capabilities [29],
[3], [31]. The work presented in this dissertation is in line with this general research
objective and will provide valuable feedback on the viability of CMOL based
computation, as well as an architecture exploration methodology that can be used for
kinds of radical new devices, where the computations are implemented directly in the
device and not indirectly via more traditional digital emulation.

1.3

CONTRIBUTION
To fully understand and appreciate this dissertation and its contributions,

consider the following analogical example. (The words in bold are trigger words for
comparison.)
A person wants to buy a car. His first step would be to do a survey on the type
of cars. The most basic and essential components of any (standard or luxury) cars
are: engine/motor, transmission, body, seats, tires and steering wheel. The most
important parts of a car are its engine and transmission, because they are the driving
force behind the car. The design and working of the engine, transmission, steering, etc
are based on principles of physics, mechanics, thermodynamics, etc. Going back to
the survey, the person first finds out the cost of a standard car, i.e. the baseline price.
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This standard car will provide him with a baseline performance. The buyer then
explores the available extra/enhanced features or upgrades that he can have as a
luxury on his standard car, and the associated extra costs. For example, upgrading

from a standard 4-cylinder engine to a more powerful 6-cylinder engine, generally
costs $2000 more, including leather trim on the seats cost $900 more, and features like
enhanced audio cost $400 more. The person is always aware that the additional cost
of improved performance or extra features is relative to the baseline price.
So, to own a car, the person has to pay the minimum or baseline price, and in
return he gets a standard car with baseline performance. Different brands (Honda,
Toyota, Ford, etc.) of car could have different variations on its standard model.
Finally, the car dealer provides the (prospective buyer) person with an estimate of the
baseline price and baseline performance, for the standard model/car for each
brand. The baseline price/performance serves as knowledge, providing useful
insights to the buyer, providing him with a basis for reevaluating his criteria,

redefining his priorities, and making a final decision about his purchase. (The above
discussion obviously applies to a wide variety of purchases.)
Now consider the equivalent of the above example, m terms of this
dissertation. A person wants to buy or build the hardware for Bayesian BICMs. The
most basic and essential components of any (fundamental/complex) Bayesian
computational model, according to most studies are: Bayesian inference process, and
memory (codebook of prototypes, conditional probability table), etc. The driving
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force inside any Bayesian computational model is Bayes' theorem. The design and
working of these components is based on assumed principles of cortex: sparse
coding, distributed representation, hierarchical processing, probabilistic inference,
associative memory, clustering, etc. A standard Bayesian BICM which provides a
baseline performance should be based on simple but fundamentally strong

principles/algorithms of cortex. If extra features or upgrades (algorithm complexity
is increased) are included on the standard Bayesian BICMs, then extra costs
(increased computational cost in hardware) have to be paid. For example, going from
(standard) discrete variables to (luxury) continuous variables for probabilistic

inference, will drastically increase the computational cost of implementing Gaussian
functions and storing their parameters in hardware, but will provide improved
performance or accuracy. Thus the cost ofimproved performance or extra features

is always additional to the baseline price of such models. Finally, through this
dissertation we (the dealer) provide prospective researchers/scientists with the
estimate of baseline price/performance for the hardware of standard Bayesian

BICM, for various designs and technologies (i.e. CMOS, CMOS+CMOL hybrid,
Fixed-Point,

Floating-Point,

Logarithmic).

In

addition,

the

baseline

performance/price provided here can be used a reference for comparison to the

performance/price of future sophisticated implementations. This knowledge can be
used to understand the repercussions of architecting similar and/or more complex
models in hardware, and be used as a guideline to steer research and development in
the implementation of the large-scale intelligent computing systems.
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According to the analogy, we now decide to buy a boat instead of a car. This is
equivalent to shifting from an intermediate-level computational model (BICM), to a
neural-level model (spiking neural network). Even though these models are at two
different levels of abstraction, the final long-term goal is still to achieve intelligence.
It should be realized that people have only recently started working on
Bayesian BICMs [22], [20], and hence, there is no clear definition of what should be
considered as a standard or baseline for the hardware for such models. So through
this dissertation we propose a definition of baseline hardware for such Bayesian
BICMs. In addition, no one has ever taken the strategy (except* in our previous work
[l], [27]) of "hardware design space exploration", i.e. analyzing the performance/price
of hardware implementations of Bayesian BICMs over a wide range of hardware
design space (Figure 2-8). This is a novel perspective for attacking the grand challenge
of "Reverse-engineering the brain", which was recently announced by The National
Academy of Engineering [9]. In addition, we also provide a detailed formal
methodology for analyzing and architecting the proposed hardware implementations.
We believe that this methodology is applicable to a wide variety of computational
models, and semiconductor technologies, and can be used an "investigative tool" for
studying hardware systems and the use of radical new device technologies in
implementing these systems.

• This strategy of "hardware design space exploration" has been used to study implementation of other
BICMs by our research group/colleagues (Dr. Hammerstrom's research group@ PSU).
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The difficulties and issues faced during hardware implementations may
provide useful insights into the complexity of the algorithms within these BICMs. In
general, the solutions for the problems (memory resources, computational resources,
communication, connectivity, etc) related to hardware implementation, may directly
provide insights on how nature maps such algorithms to its hardware (i.e. cortex).
And last but not the least, the work presented in this dissertation provides
valuable feedback on the viability of CMOL based computation, and how it can be
used to implement Bayesian BICMs (including a novel use of mixed-signal CMOL
nanogrid to do vector-matrix multiplication) and spiking neural models, and provides
the prospects of building cortex-scale systems using emerging nano-scale structures.
An explicit summary of the important contributions and conclusions of this
dissertation are given in Chapter 10.

1.4

DISSERTATION ORGANIZATION
This dissertation is organized as follows:
In Chapter 2, we introduce and define various terminologies and concepts

related to the field of intelligent computing. We then briefly discuss the basic
organization of cortex, and provide a tutorial on the general characteristics of cortical
computational models. We then provide a brief survey of Biologically Inspired
Computational Models (BICMs). We then present the concept of hardware
virtualization, and discuss the existing hardware implementations of BICMs.
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In Chapter 3, we discuss Bayes's theorem, which has been proposed as a
fundamental computational paradigm of cortex, and Bayesian inference. We then
introduce the Bayesian Memory (BM) module, and present the details of its two
fundamental parts: Part-A (related to the training/learning, Code Books (CB), CPT,
etc), and Part-B (related to the Probabilistic/Bayesian inference framework - BPA).
For Part-A, we provide the details for learning the CBs at different layers of the
hierarchy, etc. For Part-B, we provide the details of Pearl's belief propagation
algorithm for a polytree graph, and then discuss probabilistic message-passing for a
hierarchical system. Finally, we briefly discuss the Artificial Neural Network (ANN)
equivalent of the BM.
In Chapter 4, we provide an example of a BM based hierarchical system,
which was used for image classification. We discuss feature extraction, training, and
testing, for this system. Finally, we provide the results of image classification.
In Chapter 5, we introduce the "hardware design space exploration"
methodology, which is used for investigating the performance/price of all the various
designs/architectures studied in the following Chapters. We then provide the general
categorization for the various hardware architectures for the BM. Finally, we discuss
some general issues related to the hardware implementation of the BM.
Chapter 6 covers the hardware implementations of Part-B (the inference
framework) of the BM. In this Chapter we first provide the exact definitions of the
various hardware architectures (for Part-B of the BM) by enumerating the particular
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circuit components utilized to build the architectures. We discuss the various digital
CMOS and digital CMOL architectures (including digital FXP, digital FLP, and
digital LNS architectures). We then discuss the mixed-signal CMOS, and mixedsignal CMOL architectures (including the internally analog externally digital structure
for

vector matrix

multiplication).

Finally,

we

present the

results

of the

performance/price analysis and their conclusions, for Part-B of the BM.
Chapter 7 covers the hardware implementations of Part-A (Leaming/Training)
of the BM. In this Chapter we first provide the exact definitions of the various
hardware architectures (for Part-A of the BM) by enumerating the particular circuit
components utilized to build the architectures. We then discuss the various digital
CMOS and digital CMOL architectures (including digital FXP, digital FLP, and
digital LNS architectures). We then discuss the mixed-signal CMOS, and mixedsignal CMOL architectures (including the mixed-signal CAM). Finally, we present the
results of the performance/price analysis and their conclusions, for Part-A of the BM.
In Chapter 8, we summarize the prospective hardware architectures for a
complete BM, i.e. including the implementations of Part-A and Part-B of the BM. We
also provide the final scaling estimates for a BM based cortex-scale system. We then
provide some discussion and conclusions on these proposed architectures and the
scaling estimates.
In Chapter 9, we present an example of virtualization, and some additional
concepts of virtualization. We then discuss the various aspects of building a Cortex-
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Scale Spiking Neural System (CSSNS). We discuss assumptions related to the neural
model, sparse neural activities, and neural connections. We then present our hardware
analysis for the CSSNS, which includes: an introduction to a Processing Node (PN);
digital CMOS and digital CMOL PNs; mixed-signal CMOS and mixed-signal CMOL
PNs; estimating various timings for computations and communication. Finally we
present the results, discussions, and conclusions for the hardware analysis. We also
discuss and compare the scaling estimates for the CSSNS with that of BM based
cortex-scale system.
In Chapter 10, we resummanze some of the important conclusions and
contributions of this dissertation. We provide conclusions for the potential
implementations, of two different computational models, explored in this dissertation:
1) Bayesian Memory (BM), and 2) Cortex-Scale Spiking Neural System (CSSNS).
In Chapter 11, we discuss some potential avenues for enhancing and utilizing
the work presented in this dissertation, such as the investigation of improved learning
techniques, exploring new nanoelectronic candidates, performing a design space
exploration for other BICMs, etc.
1.4.1

Related Publications
Most of the important work in this dissertation has been published. The details

are as follows:
•

Section I.I, Section 2.8.1, Section 2.8.3, Section 3.4.1, Section 3.4.3.1,
Chapter 5, and Chapter 6 are covered in publication [32].
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• Section 9.4.1.1, Section 9.5.1, and preliminary part of Section 9.5.3 are
covered in publication [27].
•

A one page brief overview of Section 3.4 is published in [33].

•

Section 1.1, Section 2.8.1, Section 2.8.3, Section 3.4.1, Section 3.4.3.1,
Chapter 5, Chapter 6, and few results from Section 7.4 and Chapter 8, will be
covered in a (accepted book-chapter) future publication [34].

•

Chapter 9 will be fully covered in a future publication [35] (currently
unpublished and/or under-review).

•

An 8-page overview/summary of this dissertation is published in [36], and it
briefly covers Section 1.1, Section 3.4, Chapter 5, Chapter 6, Section 7.4,
Chapter 8, and Chapter 9.
The research work undertaken in this dissertation was supported in part by the

National Science Foundation under Grants ECS-0408170, CCF-0508533 and CCF829947; by HRL subcontract 801884-BS to the DARPA SyNAPSE program; and by
AFRL/SNHC, Hanscom AFB, MA, Contract No. F19628-02-C-0080.

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

2.
2.1

BIOLOGICALLY INSPIRED COMPUTATIONAL MODELS

INTELLIGENT COMPUTING AND RELATED TERMINOLOGY
Intelligence is defined as "The ability to learn and understand, to solve

problems and to make decisions. A machine is thought intelligent if it can achieve
human-level performance in some Cognitive* task" [37], [38].
Artificial Intelligence (AI) is defined as "The field of computer science
concerned with developing machines that behave in a way that would be considered
intelligent if observed in humans" [37]. Based on the above definitions, a simple
example of an intelligent machine could be a Personal Computer (PC) performing a
simple visual classification task of distinguishing images of apples from oranges,
using some software. On the other hand, a complex example of an intelligent machine
could be a robot which can perform simple cognitive tasks (such as block copy task
[39]), and has several Application-Specific Integrated Circuit (ASIC) chips that
control and accomplish these cognitive tasks.
Alan Turing is considered as the pioneer of Al. In 1935 he introduced the
concept of a computer, also called "Universal Turing Machine" [40]. Later in 1947, in
an unpublished report named "Intelligent Machinery", Alan Turing introduced the
novel concept of embedding intelligence in machines [40]. "Intelligent Machinery" is

• Cognition is: the mental process of knowing, including awareness, perception, reasoning, and
judgment. For the purposes of this dissertation, intelligence is considered synonymous to Cognition. For
mammals (not including humans), "cognition" is spelled with a lower-case "c", and for humans,
"Cognition" is spelled with an upper-case "C", to signify the additional capabilities of reasoning,
planning, language, etc that only humans possess. (For the purposes of this dissertation, both are
considered synonymous.)
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synonymous to "Intelligent Systems", which is more commonly used m the AI
community [37]. In the context of this dissertation, "machinery" or "systems"
represent semiconductor based hardware* systems. Such hardware systems are
generally "designed [and used] to solve a particular class of problems" that are
referred to as "Intelligent Computing" [4]. These problems generally involve the
"transformation of data across the boundary between the real world and the. digital
world" [4]. For example, data from the sensors need to be "symbolically represented,
transformed", and interpreted by a computer or hardware system [4]. During this
process the computer must find "complex structures and relations (i.e. contextual
information) from massive quantities of low-precision, ambiguous, and noisy data"
[4]. The "data transformation process" has to "augment and enhance existing Digital
Signal Processing (DSP) techniques", so that "higher-level contextual knowledge" can
be extracted out of the sensory data; in that context, one important example of
intelligent computing is that of Intelligent Signal Processing (ISP) [4]. Examples of
such problems are: computer vision, human speech recognition, image content
recognition, automatic target recognition, robotic control, etc [4]. (Figure 2-2(a) shows
the relative meaning of ISP, as compared to cognition/Cognition.)
AI is considered to have three sub-areas: (a) "applied AI" (b) "strong AI" and
( c) "cognitive simulation" [40]. Applied AI involves "advanced information
processing" to develop application specific systems, and in general works successfully

• Such hardware is also sometimes referred to as "Neuromorphic" hardware; a term coined by Prof
Carver Mead at Caltech.
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on limited domains and smaller problems [40]. Strong AI involves modeling full
human body-scale intelligence, and tries to include all aspects of the nervous system,
i.e. behavior, thought, vision, speech, motion, sensory functions, motor functions, etc.
ranging from childhood to adulthood [40]. This area of AI has had minimal progress,
and contains what are considered the most difficult problems to solve. Many people
are skeptical about simulating even the full intelligence of insect nervous systems in
the next few decades [40].
"Cognitive Simulation" (CSI) is a more specialized area of AI that
encompasses the study and development of theories related to the human mind [40].
"Cognitive Science" (CSC) is defined as: "The interdisciplinary study of how
knowledge is acquired and used. Its contributing disciplines include artificial
intelligence, psychology, linguistics, philosophy, neuroscience, and education" [37].
According to definition, CSC encompasses a much broader research area than CSI, but
CSC and CSI can be considered synonymous for most purposes, with CSC being the
more popular term these days in the research community.
Artificial Neural Networks (ANNs) [41] are also considered to be a part of
CSI and CSC. ANNs are abstract mathematical models based on biological neural
networks. Another closely related term is "Connectionism" (CON), an intermediate
approach, between ANNs and classical AI, inspired by the way neurons compute,
connect in a network structure, interact, and learn [40].
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In CSI, the most interesting and most researched part of the human brain is the
neocortex, especially the visual cortex. This is discussed further in the following
Sections, but is presented under the context of biologically inspired computational
models.

2.2

BIOLOGICALLY INSPIRED COMPUTATIONAL MODELS
In the last few years there has been a boost in research in biologically inspired

computing. In the quest for building "Biologically Inspired Cognitive Architectures"
(BICA) [42], and intelligent machines, researchers have been looking primarily at the
Cerebral cortex for inspiration, though the Thalamus, Hippocampus, and Cerebellum
often are also generally involved in this research. The Cerebral cortex is the "ultimate
cognitive processor" [1]. It is remarkably uniform across all its constituent parts, and,
in fact, across most mammalian species [1]. Nature has, so it appears, produced a
"powerful general purpose computational device that is a fundamental component of
all higher level intelligence" [4]. Moreover, parts of cortex can reroute and adapt to
arbitrary sensory input. Because of this power and flexibility, several groups, in
collaboration with the neuro and cognitive science communities, are looking to create
increasingly more sophisticated and abstract computational models inspired from the
structural and functional properties of the cortex, and integrating those with higherlevel cognitive phenomena. Such Biologically Inspired Computational Models*

• In the context of this dissertation, a BICM could also be referred to as "cortical model". But we
sparingly use the term "cortical model", because some critical readers may consider these (artificial)
cortical models to be inferior in function and structure, as compared to (real) cortical parts, and hence,
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(BICMs) have been shown to work well in several real-world applications [22], [43].
Moreover, these models can also be used to emulate cortical areas, though with
significantly less structure and function. Some of the recent BICMs are sophisticated
enough that they provide new capabilities in machine learning and intelligent
computing, and are ready for large-scale implementations and applications. However,
as shown in Figure 2-2(a), these new BICMs may take us into only the ISP regime,
which is still a long ways from Cognition [38].
However, it would be prudent to point out that these BICMs could be inspired
from various parts of the cortex, possibly leading to different functionalities [44].
Hence, putting these different BICMs together to form an intelligent working system
that would be equivalent (in terms of cognitive functionality) to the human brain is
still a burning issue (see Figure 2-2(a), to see where we are today in terms of
intelligence). One thing that we know for certain is that a single BICM (or a single
cortical theory) cannot be enough to model all the various parts and functions of the
cortex; a rather "unified theory of cortex" is necessary [44].
Most of the past work on BICMs was inspired by the anatomical and neurobiological concept of attractor networks or associative memories; examples of such
work are Lansner et al. [19], Anderson et al. [45], Hammerstrom et al. [1], [27], and
Hecht-Neilson [46]. Hinton's [47] computational model was inspired from the concept
of the hierarchical dimensionality reduction observed in front-end visual cortex.

referring to these as "cortical model" could be considered an overstatement. There is a significant
functional discrepancy between the models here and any comprehensive model ofreal cortical circuitry.
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Granger's [18] computational model was based on the study of "shared anatomical
and physiological features" of cortical sub-areas [48].
Some of these BICMs are built using the paradigms of ANNs, for example
associative neural networks [49] are "subunits" of the more complex columnar cortical
"system" proposed by Mountcastle [50]. It is not necessary that BICMs use ANN
subunits, but generally, parts of the BICM can be shown to map efficiently onto an
equivalent new or existing ANN structure, for example, part of the George and
Hawkins' model [22] (specifically the inference framework) can be shown to have an
equivalent ANN structure using various new types of neurons [51].
ANN s are considered to be the bottom-up approach in modeling the brain,
because they directly model the smallest fundamental element, i.e. the neuron [52]. On
the other hand, most BICMs are considered to be a top-down approach because they
are based on fundamental aspects of human cognition rather than neuronal activity. In
fact, several levels of abstractions are possible when modeling human intelligence
(which includes the brain/cortex). An excellent and detailed chart with the various
levels of abstractions and their relative significance is provided in [53], and is shown
in Figure 2-1. Most of the BICMs discussed in this work are midway between the
bottom-up and the top-down approach (see "intermediate models" in Figure 2-2(c)),
because they may have a partial ANN representation (bottom-up), and the theory is
based on some high-level phenomena of human cognition (top-down). The
neuroscience and CSI communities have had an on-going vigorous debate as to which

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

Chapter 2
29
level of abstraction is the most suitable, and would be more successful. However,
there is a growing general consensus that in the immediate future, a "Cortical
Computation Unit" (CCU) or a BICM like "intermediate model" (see Figure 2-2(c))
would be best suitable for large-scale implementations and applications [54], [55],
[38].
It is very important to realize that it is extremely difficult (requiring some kind
of "miracle"! [38]) to derive a comprehensive mapping from the cognitive-level of
abstraction to the neural-level of abstraction (i.e. biological/spiking neural networks*),
and vice versa, as shown in Figure 2-2(b). In fact, a comprehensive mapping from the
intermediate-level of abstraction to either of the other two levels of abstraction is also
equally difficult.

• Biological/spiking neural networks are those that more closely model biological connectivity,
structure, and function. On the other hand, ANNs have connectivity, structure, and function, which are
primarily derived from some mathematical foundations, and are almost always application/theory
dependent.
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Figure 2-1: Various levels of abstraction of human intelligence (detailed diagram).
(Adapted from [53].)
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Figure 2-2: Various levels of abstraction of human intelligence (simplified diagram).
(Adapted from [38].) (a) Shows the relative position of ISP, cognition, and Cognition, vs. increasing
intelligence; (b) Shows the gap between the two levels of abstractions - "Cognition" and "Neurons"; (c)
Shows that intermediate models (BICMs) are midway between the two levels ofabstraction.

Recently new computational models inspired from the "systems" level
structural and functional properties of the visual cortex have been proposed. These
BICMs include the feedforward and feedback interactions observed in the area
interconnections of the visual cortex [56], [20]. The mathematical framework of these
BICMs is based on Bayes' theorem [57], and was proposed by Lee and Mumford [20].
Later, Dean [21], and George and Hawkins [22] presented sophisticated computational
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models built around the same Bayesian framework. George and Hawkins [23], [58]
have also proposed a new commercial version of their model, called "Hierarchical
Temporal Memory" (HTM). We refer to these models as Bayesian BICMs. The
George and Hawkins' Model (GHM) [22] was chosen as the starting point for this
dissertation.
As of today, nobody has shown large-scale simulations approximating the
cognitive functionality (intelligence) of the human cortex or even a rat cortex [7]. But,
there have been major breakthroughs in simulating just the neuronal resources
(synapses, neurons, and neural activity) of a rat cortex [25], [7].

2.3

BASIC ORGANIZATION OF CORTEX
The cerebrum is the largest part of the human brain, and is referred to as

cerebral cortex or simply "cortex". The neocortex* is a part of the cerebral cortex. It
accounts for 90% of the total cerebral cortex in humans. The neocortex consists of two
hemispheres each with four lobes that perform different functions as shown in Figure
2-3. The occipital lobe contains the primary visual cortex and the temporal lobe
contains the primary auditory cortex. The mammalian neocortex is organized in six
layers, which are labeled layer-I to layer-VI [19]. Sensory input to the cortex comes
from the thalamus and enters via layer-IV, which is the cortical "input gate" [19]. The
visual cortex, which processes visual information, is the largest of all sensory
processing cortices, and utilizes at least 50% of the total area of the neocortex [59].

• "Neo" means new; neocortex was the "newest" part that appeared in the mammalian brain evolution.
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Figure 2-3: Organization of neocortex.
(Adapted from [60])

The visual cortex consists of the primary visual cortex (also known as striate
cortex or Vl) and the extra striate cortical areas such as V2, V3, V4, and MT or V5.
The primary visual cortex or Vl is also called Brodmann area BAI 7 [61]. Vl is the
primary input and most extensively studied area of the visual cortex.
The Lateral Geniculate Nucleus (LGN) of the thalamus receives its inputs
from the retina or eye, as shown in Figure 2-4. Vl resides in the occipital lobe, and it
receives information form the (LGN). Internally, Vl, as with most of cortex, consists
of 6 layers and the inputs from the LGN go to layer-4 [62]. The outputs from the LGN
preserve the retinotopic mapping of the visual input, and hence, preserve the spatial
layout of the visual input [60]. Vl continues to mostly preserve the retinotopic
organization. The region near the center of the visual field, the fovea, is the most
sensitive and has the highest resolution; more neurons are used to represent this central
region as compared the perimeters of the retina [60].
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The task of Vl is to capture complex aspects of the visual data, and create
(encode) a new set of representations from the LGN outputs [60]. These
representations are then further processed by other cortical areas, as cortex builds
incrementally more complex representations.

Polyak, 1957

Figure 2-4: Eye, Lateral geniculate nucleus and Primary visual cortex (Vl).
(Adapted from [63])

The visual system after Vl is divided into two processing streams or subpathways, called the Ventral or "what" pathway and the dorsal or "where" pathway
[60]. Further details on visual processing can be found in [60].

2.4

GENERAL CHARACTERISTICS OF CORTEX
The cerebral cortex is commonly referred to as the "ultimate cognitive

processor" [1]. Most of its capabilities can be attributed to its various structural and
functional characteristics. In this Section we describe some of the more important
characteristics of the visual cortex. From the standpoint of this dissertation, the
characteristics discussed here can be considered as generalized biologically inspired
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principles, rather than specific properties of a particular part of the cortex. (Note: In
context of this dissertation, some of following discussion has been added for the sake
of completeness, and to serve as a tutorial and/or reference for further reading.)

2.4.1

Distributed Representation
A distributed representation is where "multiple units are involved in coding

any given stimulus" [64]. The definition of distributed representation is further
extended to feature-based representations in [60], and is given as "distributed units
[are] representing features of input stimuli, where a given stimulus is represented by a
collection of units that each represent a subcomponent or feature of the stimulus".
Hence, the fundamental function of a distributed unit is to represent a particular subfeature of the visual stimuli, and a combination of such sub-features represents the full
visual stimuli or full feature.
In region based processing (e.g. [60],[23]), a given spatial region (where the
visual stimulus occurs) is partitioned into smaller (overlapping or non-overlapping)
sub-regions. Hence, the visual stimuli or visual pattern occurring in a given region is
coded as the co-occurrences of sub-patterns in corresponding sub-regions. Hence
region based processing is a particular case of distributed representation, or more
precisely, spatially distributed representation.
Another important property of distributed units is "graded response" [60]. It
means that the output of a distributed unit should be proportional to the similarity
between the input pattern and the particular feature represented by this unit. Radial
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Basis Function (RBF) unit (or neuron) with Gaussian activation is a perfect example
having such a graded response property [41].

2.4.2

Sparse Coding
Studies [65], [66], have suggested that the principle of 'sparse coding' is used

for processing of sensory information in the visual cortex [65]. When information
(from sensors) is "represented by a relatively small number of simultaneously active
neurons out of a large population" of neurons, then such a representation is called a
sparse code or sparse representation, and the process used to obtain this sparse code is
termed as sparse coding [65].
Experiments have shown that when a set of neurons are trained (to maximize
sparseness) on natural images, then each of the resulting neurons becomes a "receptive
field" (or a filter), which is "spatially localized, oriented, and is bandpass" [65].
Hence, sparse codes have a "high degree of specificity", i.e. a simple cell/neuron in
the Vl layer of the cortex will be activated only when it sees an edge of a particular
length and particular orientation in the visual input [65]. So in general, a sparse coded
pattern recognizing neuron would fire when the input pattern is sufficiently close to its
trained input pattern [65].
In general, when the number of outputs in a neural network is equal to the
dimension of the input, then it is called a complete representation. But, when the
number of outputs in a neural network is greater than the dimension of the input, then
it is called an "over-complete representation" [64]. This means that over-complete
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representations expand the dimensionality of data. A sparse representation is one
example of such an over-complete representation.
The V 1 layer performs dimensionality expansion, in contrast to the general
notion that 'all areas' of the brain always perform dimensionality reduction. The Vl
layer of cat cortex expand the dimensions by a factor of 25 [65]. The advantage of
over-complete and sparse representation (dimensionality expansion) in Vl layer is that
it becomes "easier for higher areas to learn structure in the data" [65].
Dimensionality reduction occurs when 100 million photoreceptors converge
into 1 million ganglion cells [64]; here the dimensions reduce by a factor of 100.
Areas of the visual pathway other than Vl possibly perform dimensionality reduction,
because at each layer in the hierarchy, the representations become complex and more
invariant to transforms [60]. So unless we do not converge and reduce dimensions, the
total combinations are going to explode leading to a non-scalable approach.
A special case of sparse coding would be when the sparse activations are
considered binary. For example, assume that we have n total outputs, out of which
only k are (sparsely) active. Such that in an n dimensional binary vector, there are k
ones and the remaining are zeros. This is advantageous in associative memories,
where these sparse k ones lead to less overlap between any two vectors and to
enhanced storage capacity [65]. For example, if we have k

=

8 and n

number of unique vectors (but with overlapping bits) are going to be nCr

=
=

1000, the
1000C8

=

2.4x 10 19 • Thus sparse coding and over-complete representations gives the brain
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enormous capacity and power to uniquely identify almost infinite number of vectors
and their associations.
Sparse codes lead to only small percentage of neurons being active at any
time, which contributes to balancing the brain's energy constraints [65], [67]. Sparse
activations are significantly leveraged in some hardware implementations to reduce
computational cost, especially when implementing spiking neurons [1], [67].

2.4.3

Modular and Hierarchical Structure
In general, the mammalian cortex is reasonably homogeneous at most levels of

abstraction [19]. At the neuronal level, the neurons and synapses in various parts of
the neocortex are arranged and connected in a similar fashion, are similar
.
*
anatomically, and have similar electro-chemical functionality [19]. Excitatory

pyramidal neurons with long axons constitute 75% to 80% of the cortex, and
inhibitoryt type inter-neurons with local and high connectivity constitute the
remaining 20-25% [19].
At a more abstract level, a minicolumn is considered to be fundamental unit of
cortex, both functionally and anatomically [68], generally by virtue of its strong
internal connectivity. A minicolumn comprises approximately 100 neurons [19]. A
hypercolumn comprises approximately 100 minicolumns [ 19]. Different types of

• The outputs of excitatory neurons will increase the activation of terminal neurons.
t The outputs of inhibitory neurons will inhibit (or decrease) the activation of terminal neurons.
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connectivity exist between the minicolumns of a single hypercolumn, and between
hypercolumns [ 19].
Anatomically, the neocortex is laminar and consists of six layers, gomg
vertical through a mini column, labeled layer-I to layer-VI [ 19]. The laminar structure
of the primary visual cortex is evident in its cross-section (of the cortical sheet) shown
in Figure 2-5(a). A single minicolumn could be made of neurons from several
anatomical layers (i.e. a minicolumn is cylindrical in shape, and the principal axis of
this cylinder is perpendicular to the cortical sheet)

[19]. Complex feed-forward,

feedback and recurrent connections exist amongst these minicolumns/hypercolumns
within the layers [19], which result in a (functional) hierarchical structure.
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(a)

Pathway 1

Pathway 2
(b)

Figure 2-5: Laminar and hierarchical structure of the cortex.
(a) Anatomical layers seen in the cross-section of primary visual cortex. (Adapted from [62].) (b) A
(generalized) modular and hierarchical structure of cortex. (Adapted from [60].)

A (generalized) modular and hierarchical structure of the cortex is presented in
[60], as shown in Figure 2-5(b). This generic structure serves as a computational and
functional framework to represent cognitive information processing [60]. For example,
in Figure 2-5(b), consider that "Pathway 1" stands for the ventral pathway, which is
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(bottom to top) [60]. Each

layer can be further divided into smaller modules with different receptive fields [23].
Each module can have bidirectional connections with the adjacent (inter-layer and
intra-layer) module. As you traverse up in the hierarchy the number of modules in
each layer gradually decreases. Such hierarchical structuring has many advantages, it:
•

Provides a systematic and efficient approach for forming higher level concepts
in terms of lower level concepts.

•

Fits well to region based processing, where the visual input field is divided into
a number of overlapping or non-overlapping regions and the lowest layer
modules in the hierarchy are dedicated to each of these regions. As we move
up the hierarchy, the net receptive field of the modules in the hierarchy
increases [59], [60];

•

Has a hierarchical structure that provides a natural way of creating shared and
distributed representations [58];

•

Matches real data, which generally consists of hierarchy in both space and time
[58], and the hierarchical structure of cortex maps well to it;

•

Naturally creates a framework for probabilistic inference and message-passing
techniques;
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• Has a hierarchical structure that relieves the computational load on the
modules making up the hierarchy, i.e. where each module is "coarse grained"
[60], with decreased memory and precision requirements; and
•

2.4.4

Provides efficient and faster convergence [58].

Probabilistic Inference
Research has shown that cortical circuits most likely perform probabilistic or

Bayesian inference; this is most likely true for all levels of abstraction, i.e. neural
models [69], [70], [71], [72], and BICMs [73], [22], [19], [18], [20], [64].
P(m Ie)

= P(e Im)P(m)
P(e)

(2.1)

It has been proposed that visual perception occurs via a process of

probabilistic inference [22], [58], [64], [74]. The cortex forms internal models m of
objects in the world, as depicted in Figure 2-6. The cortex learns and maintains
probabilistic associations P( elm) between the activations of the visual feature detecting
neurons and these models. The activations of feature detecting neurons are the only
evidence e that we have about the outside world. The cortex also maintains the
estimates of the prior probabilities P(m) for these models.
When we observe an object in this world, the cortex gets evidence e in the
form of the activations of the feature detecting neurons. Then using probabilistic
inference mechanisms based on Bayes' theorem [57] or equation (2.1), it infers a
model (or object) in the world.
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Figure 2-6: Cortex learning models of the world.
(Adapted from [60])

2.4.5

ScalingNN

The human or mammalian cortex is remarkably uniform across its various
parts. A minicolumn is considered to be the computational or functional unit of the
cortex [50]. A biological or real minicolumn is scalable, i.e. nature successfully
"fabricates" millions of such units and wires them together to achieve cognition. The
human brain can efficiently learn and maintain almost an infinite amount of
information and never appears to have a memory overflow problem. It maintains a
nice balance of stability (no overflow/overload) and plasticity (learning new
information) [75]. Researchers have speculated that one significant contribution to
such complex functionality is the ability of neural circuits to scale to very large sizes.
And, in fact, a big shortcoming of most traditional AI and ANN models is their lack of
scaling. This is also true of many BICMs.
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Most of the artificial models that researchers have developed so far, are so fine
grained and/or computationally complex that they cannot be scaled to real circuit sizes
as one sees with mammalian neocortex [60].
Artificial cortical models are the "subunits" that integrate to create the "whole"
or "system" [56]. For artificial cortical models, scalingNN deals with the resultant
effects (in terms of complexity, resources, time, biological plausibility, etc.) when
these (subunits) cortical models are expanded to form a system. ScalingNN involves a
number of important issues, including:
•

Application/Domain complexity: Artificial cortical models are generally
shown to be successful on small applications and limited domains. In addition,
assumptions specific to the application domain are used to develop these
models. Will these models be successful when scaled up to simulate an entire
brain which comprises several applications and multiple domains?

•

Model complexity: Artificial cortical models are based on simple principles of
neuronal mechanisms. Are these models then good enough when scaled up to
represent much more complex principles of high-level cognitive phenomenon
of the whole brain? Is the model complexity too little ("coarse-grained") or too
much ("fine-grained")? [60]

•

Timing: Artificial cortical models are simulated on computers or implemented
in specialized hardware. What will be the effect on the training and response
times when artificial models are scaled up to simulate the whole brain? Some

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

Chapter 2
45
suggested benchmarks are: a single layer consisting of abstract neural models
should complete its operations in 10 ms, and the complete hierarchical network
consisting of several such layers (involving network dynamics) should
complete its operations in 200 ms [19].
•

Limited Resources: The brain has large, but still limited amounts of resources
(neurons and synapses), and these are the only memory and computational
resource it has. When artificial cortical models are scaled up, will they require
almost an infinite amount of memory or extraordinary computational power?
How well do these (artificial) memory and computational resources compare to
the biological resources?

2.4.6

Cost of Cortical Computation
The human brain accounts for approximately 20% of the body's total energy

consumption [76]. An adult human body at rest consumes an average power of 100 W.
Hence, the average power dissipation of the human brain is approximately 20 to 25 W
[77].
The electrochemical cost of generating a spike can be estimated based on the
neuronal electro-chemical dynamics of spiking neurons [67], [78]. Studies [67], [78],
[ 19] have concluded that only a small fraction of neurons (around 1% ) can be
"substantially active concurrently" in the human cortex, to satisfy the constraint of
total energy consumption, i.e. 25 W. It means that only 1% of the total neurons in the
cortex are significantly active at any given moment.
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Memory is defined as the ability of the brain to "retain and recall previous
experiences or events" [60]. Examples of memory based models are Leaming Vector
Quantization (LVQ) [41], Probabilistic Neural Network (PNN) [79], Radial Basis
Function Network (RBFN) [41], Self Organizing Maps (SOM) [41], Reduced
Coulomb Energy (RCE) Network [80], Adaptive Resonance Theory (ART) Network
[75], etc.
A classic example of a model that is not memory based is the Multi-Layer
Perceptron - Neural Network (MLP-NN), which uses error back-propagation for
learning. In this dissertation, we are not particularly interested in such models for
several reasons: (a) It is well accepted that non-local error back-propagation is not
biologically plausible [60], [81], [4]. (b) Models based on such non-local error
gradient descent algorithms do not scale well [19], [81], [4]. (c) The cortex most likely
does not employ such non-local algorithms [19]. (d) ANNs that use error based
learning have no "interpretability", i.e. "they cannot be inspected after learning to
discover anything about what they have learned" [60]. (e) Training large parallel
ANNs

based

on

iterative

error back-propagation

scales

poorly

[81].

(f)

Implementations of traditional feed-forward ANNs that use back-propagation
algorithms have an enormous communication overhead due to full interlayer
connectivity of the neurons [81], [82]. (g) Implementation of ANNs based on error
back-propagation requires high precision [4].
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In general, a memory based approach means that we sto_re all or a subset of the
examples (i.e. experience), and later use the same to perform intelligent recall. These
examples or prototypes generally reside in the same vector space as the feature space
[83], and hence, may have a higher degree of "interpretability" [60]. There are various
ways of selecting or iteratively deriving and adapting a smaller subset of examples or
prototypes from the given training dataset [83], [84]. Such vector quantization and
data compression techniques have been well studied in [85].
Exemplar-based models are more biological, because they are based on
"biological memories" that are "constructed from the representation of experiences"
[86]. Memory based models are biological, both at the neuron level and at the more
abstract cognitive level. Prototype and exemplar-based methods have been shown to
have equivalent concept representation strategies in cognitive psychology [86].
Concept formation and representation can occur both in time and space [58]. In
addition, neuronal mechanisms that approximate prototype learning have been studied
[80].
(Note: Prototype-based and exemplar-based memories are not technically the
same [86]. For example, RCE is exemplar-based and LVQ can be considered
prototype-based. However, in this dissertation, we will consider them equivalent.)
Prototype-based method requires considerably fewer training epochs as
compared to traditional neural networks [86], and are shown to be more suitable for
hardware implementation [86]. However, memory based methods require greater
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storage resources than non-memory based methods. Also, in traditional computer
architectures they greatly stress the pathway between the processor and memory and
tend to make little use of the various levels of caching. The number of hidden nodes
required in a RBFN is proportional to the set of experiences or training samples,
whereas the number of hidden nodes required for MLP-NN may be significantly
smaller. Large-scale simulations of spiking neurons with Spike Time Dependent
Plasticity (STDP), which are more biological, have shown that synapses consume 84%
of the total storage requirements [7]. Hence, we conclude that, in general, cortex is a
memory dominated structure.

2.6
2.6.1

A BRIEF SURVEY: BIOLOGICALLY INSPIRED COMPUTATIONAL
MODELS
Mountcastle

Mountcastle [50] proposed that the most fundamental unit (or module) of a
computational cortical model is the minicolurnn. A minicolurnn is made up of 80-100
neurons. These minicolurnns are grouped into larger units called as hypercolurnns
[50], with dense connectivity to adjacent minicolurnns and sparse connectivity in
faraway minicolurnns. The human cortex is made up of 2x 106 hypercolurnns
(equivalent to 2x10 8 minicolurnns) [19]. The cortex is remarkably uniform across all
its different parts [1] and so assuming a single column model is reasonable. The area,
number of neurons, synapses, minicolurnns and hypercolurnns of the cortex for several
mammals are summarized in Table 2-1 (adapted from [19], [68]).
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2

)

Table 2-1: S,pec1'fi1cabons o f mamma rian cortex
Human
Macaque
Cat
Rat
5
4
8.3xl03
2.4XlO
2.5XlO
6xl0 2

Mouse
2.5x 102

Neurons

2.Oxl0 10

2xl09

6Xl08

5xl07

l.6X 107

Synapses

l.6xl014

2.2xlQ 13

4.5xl0 12

4xl011

l.6xl011

Minicolumns

2xl08

2xl0 7

6Xl06

5xl05

l.6X 105

Hypercolumns

2xl06

2xl0 5

6Xl04

5xlOJ

l.6Xl03

At one time several researchers tried to model the cortex as one large
associative memory, but it has been shown that this simple notion does not work [87].
Associative memories have been shown to be a potential candidate for the cortical
hypercolumn [1]. And one group [19] have assumed that each module in their
associative models represents a single minicolumn. In general, an associative memory
is based on attractor dynamics (low energy attractor states), hence also called attractor
memory. (A brief overview of associative memory can be found in Section 2.6.3.)
2.6.2

Lansner

Lansner et al. [19] proposed that each minicolumn can be approximated as a
Bayesian Confidence Propagation Neural Network (BCPNN). Here, BCPNN
functions as attractor memory [19]. A rat cortex-size system (i.e. 5x 103 hypercolumns)
based on BCPNN type minicolumns has been simulated [19]. More recently, the same
system was simulated on IBM Blue Gene/L supercomputer [25]. Another similar
study was done by Anderson et al. [45] on a "Network of Networks system" based on
attractor modules.
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Hammerstrom et al. [1], proposed a cortical column based on Palm [49]
associative memory*, and presented a performance/price analysis on the spiking and
non-spiking hardware implementations of such cortical columns [27]. It was also
shown that Palm associative memories approximate Bayesian inference under certain
conditions [84], [88].

2.6.4

Granger
Granger et al. [89] proposed a model based on the following: Neocortical areas

share anatomical and physiological features. Important features of different cortical
areas are combined to build one generalized model, and this cortical model can then
approximate any area. Any such model or "sub-circuit" consists of the following
components: specific and non-specific thalamic nuclei, a superficial cell layer, a
middle layer and a deep layer [90]. Sequences are first formed using grammatical rules

• Associative memories are massively parallel constraint/energy satisfaction systems, similar to
Hopfield nets. When an input vector is supplied to an associative memory, it emits an output vector
corresponding to the closest matching input vector, assuming some metric. This process of vector
matching is massively parallel. The set of mappings from input vectors to output vectors is stored in an
associative memory, and given by {(xµ ,yµ),µ = 1,2,-··,M} . There are M mappings, and both xµ and yµ
are sparsely encoded, with

L'.:, x; = I

(I

« m) , and

L:~, y

j

=k ,

(k « n) , where l and k are the numbers

of active (i.e., non-zero) nodes in the input and output vectors, respectively. The synapse strengths or
weights are set by a simple, "clipped" Hebbian learning rule. In the associative memory, these learned
mappings can be conceptualized as low energy stable states ("attractor basins") in the energy space.
During recall, a noisy or incomplete input vector x is applied to the network (this vector can be
conceptualized as being slightly higher in terms of energy), and the network output is computed by
ji = H(W. x - 0), where 0 is a global threshold; Wis the weight matrix; and H() is the Heaviside step
function. To set the threshold, the "k winners take all (k-WTA) rule" is used, where k is the number of
active nodes in an output vector. The threshold 0 is set so that only those nodes that have the k
maximum dendritic sums are set to "l ", and the remaining nodes are set to "0". After going through a
few iterations of (xµ ➔ yµ) and (yµ ➔ xµ) during recall, the output vector yµ settles (this process can
be conceptualized as moving towards the nearest low energy stable state).

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

Chapter 2
51
and they represent the features of given objects [90]. The model learns (using
"physiological induction and expression rules for synaptic LTP") the feature
sequences in the form of reciprocal interactions among its components [90]. This
model has a very large storage capacity, and can recognize arbitrary-length temporal
sequences [90]. To summarize, the model is architected by combining and
generalizing the functionalities observed in various cortical regions. After learning, the
model becomes a high density associative storage, which can recall stored sequences
when a cue is provided. (See footnote* based on [91], [92], regarding the use of term
"to architect".)

2.6.5

Hecht-Nielsen
Hecht-Nielsen [46] proposed a model that consists of two basic networks - a

feature attractor network and an antecedent support network. In this model it is
assumed that cortex is divided into two major regions: cerebral cortex and the
thalamus, and each region is further divided into cortical sub-regions and thalamic
sub-regions respectively. The cortical regions form a "feature attractor network" (with
reciprocal connectivity) with the thalamic regions [46]. Cortical (source) regions form
a unidirectional connection with other cortical (target) regions, and these are called
antecedent support networks [46]. The major function of feature attractor networks is

• The expressions "to architect" and "architecting" are used as verbs in this dissertation. The usage of
terms "to architect" and "architecting" as verbs is emerging, especially in technical literatures related to
software and hardware systems or architectures. Architecting is defined as "the process by which a
system is created, designed, and built", and is often referred to as "systems architecting". The terms
"design" or "build" do not capture the comprehensive meaning of"what architects do".
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to convert any cortical activity into a sparse code or token [46]. Within each
antecedent support network there are several unidirectional links between the source
token (neuron) and target tokens (neurons); these links represent the knowledge
gathered and stored by humans [46]. To summarize, this model consists of
unidirectional associative networks and bidirectional associative networks.

2.6.6

Hinton
Hinton [47] proposed a model based on the central idea of reducing the

dimensionality of data. The model has a structure similar to a multi-layer neural
network, but with more than one hidden layer. Each layer in the model acts as an
encoder (i.e. it reduces the number of outputs as compared to the inputs), and each
neuron in the layer is a stochastic feature detector [47]. Pre-training proceeds layer by
layer, and each layer is trained using unsupervised "restricted Boltzmann machine"
(RBM) rules [47]. The outputs of a trained layer become the inputs to the next layer.
The outputs at any given layer represent complex high-order correlations of the
neuronal activities in the lower layers, and the whole network progressively learns the
non-:tinear structure of data [47]. Once, the pre-training completes, the network is
"unrolled" to form a "deep autoencoder", i.e. a trained encoder is stacked with a
(flipped version of the encoder) decoder [47]. Then back-propagation is used to finetune the whole network. Finally, the fully trained model functions as a high-dimension
to low-dimension encoder (possibly preserving maximum amount of information), and
has been shown to perform better than other techniques such as principal component
analysis and support vector machines [47].
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proposed the first hierarchical Bayesian inference

model of the visual cortex, and is shown in Figure 2-7. The boxes in Figure 2-7
represent the cortical regions

Vl ➔V2 ➔V4➔ IT.

The input from the LGN is

represented by x 0 • The activity of each region is communicated to the higher level
regions by bottom-up propagation

xo➔ XVI ➔ xv2➔ xv4 ➔ XJT.

The activity of each

region is also fed back to lower level regions by top-down likelihood propagation (or
priors) P(xv4lx1r)

➔

P(xv2lxv4)

➔

P(xv1lxv2). Consequently each region infers its

current activity using both top-down and bottom-up contributions. In Figure 2-7, a is a
normalization factor. Our work (and other work [73], [22]) is based on this pioneering
framework. This model maps very well to the bidirectional belief propagation
algorithm developed by Pearl [93]. Dean [94], [73], proposed a model based on that of
Lee and Mumford's model [20] and pyramidal Bayesian networks.

VI
a P(xofxv 1) P(xv/xv2)

V2
a P(xv/xv2) P(xv/xv4)

V4
a P(xv/xv4) P(xv/xrr)

IT
a P(xv/xrr) P(xr!x0 )

Figure 2-7: Lee and Mumford's hierarchical Bayesian model of the visual cortex.
(Redrawn, based on [73], [20].)
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George and Hawkins' Model (GHM) [22] is based on the Lee and Mumford
[20] framework and the philosophical foundations of how the world is organized in a
spatial and temporal hierarchy [95]. This hierarchical model has multiple modules in
each layer of the hierarchy. Each module has bidirectional connections with its parent
module and multiple child modules. Training in this model is based on capturing
temporal sequences of sequences, i.e. each module learns most likely temporal
sequences captured by its child modules [22].
Training is done using a systematic layer by layer approach. First, the layer- I
modules train by observing and storing the most likely temporal sequences of its input
[22]. Once this layer finishes training, it switches to another mode, where it emits the
index of the most likely sequence (from its stored list) that matches the current input
sequence. The parent module now goes into training, it observes and stores
("according to some

E

criterion") high frequency combinations (co-occurrences) of its

child modules' indices [22]. Even though the parent is storing combinations of indices,
it is indirectly learning sequences of its children's sequences. This process continues
through all layers (all modules) of the hierarchy. Once that is done, each module now
learns the conditional probability distribution matrix by using its own matching index
and its parent matching index. (Note: The details on "E criterion" used during learning
are not provided in [22].)
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Once training completes, the hierarchy functions as a probabilistic inference
network based on Pearl's Belief Propagation Algorithm (BPA) [22], [93].

2.6.9

George and Hawkins: HTM
George and Hawkins [58], [23] proposed a modified version of their previous

model (version-I), which they call "Hierarchical Temporal Memory" (HTM). The
main differences between this new model (based on the March-07 report [23]) and the
previous model (version-I) are: (a) Each module is separated into two parts - a spatial
pooler and a temporal pooler, (b) The groups in the temporal pooler are formed using
a greedy graphical grouping technique based on a time adjacency matrix, which stores
the I st order transitions of the spatial quantization centers. And (c) Some of the BPA
equations are modified.
A very important concept for HTM (and GHM) is that they use time as a
supervisor [23]. This leads to an important assumption for the training data: The
training data has to be a "movie" of all the transformations that the HTM system has
to learn [23]. For example, if the system has to learn translation invariance, then the
training data should be a movie (set of images) of smooth shifts of the object.
This HTM and GHM models have simpler and more straightforward operation
as compared to most of the other BICMs and they are possibly the closest to the
anatomy and physiology of the brain [58]. Hawkins' HTM [95] model is one of the
more inspirational BICMs.
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Note: Detailed documentation and software for HTM technology is made
available for research purposes by (http://www.numenta.com) Numenta Inc. Menlo
Park, CA. Numenta Inc. also permits the use of all HTM ideas, and allows
publications of related results for academic research purposes.

2.7

BICM USED IN THIS DISSERTATION
Before we make our selection for a particular BICM to be used as a starting

point for our baseline hardware space exploration and analysis, some of the more
important characteristics for a candidate model are reviewed:
•

Most of the recent and more interesting BICMs are based on Bayesian
principles [73], [58], [21], [22], [20], [23]. This strongly suggests that a
Bayesian framework is important in a BICM. [20]

•

Many BICMs have a hierarchical structure, consisting of several layers, with
each layer containing several modules [22], [60], [21], [47]. As discussed
earlier, hierarchical organization is crucial to form shared and distributed
representations [95], [58], [60]. So a modular and hierarchical structure is
required.

•

A layer by layer training procedure is probably the most practical approach
to train large-scale BICMs. Also such procedures are more suitable for training
hierarchical structures [22], [47]. In addition, training should be mostly
unsupervised [23], [21], [47].
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• Hinton [47] uses the RBM and back-propagation for learning. However, this
learning method is incremental, iterative, and needs high precision and may not
seal~ well as the network size increases, so we have ruled out these kinds of
iterative learning methods. George and Hawkins' HTM [23] uses a simple
threshold based method for learning the spatial quantization centers, which is
also a better match to hardware implementation; hence, we prefer a similar
learning technique. In fact, Prototype or exemplar-based learning methods
have been shown to be more suitable for hardware implementation [86].
•

The George and Hawkins' Model (GHM) [22] uses temporal information for
training (the "movie" - training data) to form spatial quantization centers and
temporal groups [23]. However, if we include temporal information and
temporal grouping as suggested in GHM/HTM, then the computational cost
will increase dramatically (due to graph based search for forming temporal
groups, its storage, etc). So in defining a baseline configuration of the model
(and its baseline hardware) we choose not to include the temporal aspect in the
model. However, most real world applications exist in space and time, so
future research will need to add temporal information to the model and its
subsequent hardware implementation.
Based on the above discussion, we choose the GHM [22] as the starting point

of our work. In addition, the GHM [22] has a number of desirable characteristics,
including:

the

underlying

fundamental

concepts

have

a

high
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"interpretability" [60], the perception of time as an indirect supervisor (not used in our
work), and a basis in some proposed cognitive mechanisms [58], [95]. It also has a
modular and hierarchical structure, which allows shared and distributed storage; and
most importantly scalabilityNN [58], [60]. It has a simpler non-"loopy" probabilistic
framework as compared to the generalized or a "loopy" inference framework in [21].
All these characteristics potentially make the GHM [22] the most basic and/or
standard model currently available. Hence, it is a good candidate Bayesian BICM for
investigating the related baseline hardware. However, as discussed earlier, we simplify
the GHM, to remove the temporal aspect of learning, and hence, making it a baseline
Bayesian BICM, which we refer to as Bayesian Memory (BM). (More details on BM
are discussed in Chapter 3.)

2.8

HARDWARE IMPLEMENTATIONS OF BICMS
It is important to understand the difference between simulation on a PC and a

more direct hardware implementation of BICMs. Even though most people consider a
computer to be synonymous with "hardware", there is a vast difference between the
two. One way to think about this, which has proven useful in our hardware space
exploration is to use the concept of "virtualization" defined by Hammerstrom et al.
[1], as discussed in the following Section.
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Hardware Virtualization Spectrum

programmmg
flexibility

non-flexilibity

--------------~-------------minimum resource multiplexing

max. resource multiplexing
◄
sequential implementation
◄
coarse-grained
◄
general purpose

max. structural parallelism
fine-grained
specific purpose

►
►
►

Figure 2-8: Hardware virtualization spectrum.
(Adapted from [I], [32].) The numbers and the corresponding boxes are referred to as region-I through
region-8 in the discussions.

When studying the hardware implementations of models from intelligent
computing (including BICMs, neural/cognitive algorithms), perhaps the most
important decision that has the greatest impact on the performance/price of the
implementation is the degree of "virtualization" of the computation. Not to be
confused with virtual machines, we use virtualization to mean "the degree of time-
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multiplexing of the 'components' of computation via hardware resources" [1]. Since
these models consists of fine grained networks/computations, very fine-grained
parallel implementation is generally possible. Virtualization then allows us to make a
wider range of trade-offs for a more efficient implementation. Though not discussed
here, it has been shown elsewhere [ 1] that because of network dynamics, fine-grained
hardware implementations do not always have the best performance/price.
A typical "hardware virtualization spectrum" for computational models used
in this dissertation is shown in Figure 2-8. It is essentially a software and hardware
design space for implementing massively parallel algorithms [1]. As we move from
left to right, the time-multiplexing of hardware resources decreases and parallelism
increases. Likewise, as we move from top to bottom, the programmability
(reconfiguration ability) of hardware varies from flexible to non-flexible.
The right bottom comer represents a design in which the algorithm is fully
hardwired into the silicon (for example, the analog architectures in region-8, where a
few transistors are dedicated for each neuron and each synapse, etc.), it achieves
maximum parallelism, but has minimum virtualization, and is the least flexible [1].
Such designs are generally very fast [6]. However, in general, it is difficult to
multiplex analog components [96], [6], so as we move to the left, towards more
virtualization, digital design tends to dominate. However, even in the analog domain,
analog communication is difficult, so digital multiplexed communication is used there
as well [96], [6], [26], [97]. Depending on the dynamics of the network, such a design
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could be an inefficient implementation [1]. Previous work has shown that, with many
possible future hardware technologies, only semi-virtualized hardware designs
(region-5 to region-7) will scaleNN well [1], [27]. For these and other reasons [98],
we do not deal with pure analog architectures in this dissertation.
Most of the work done by computational neuroscientists are software-only
simulations, which falls only in regions-I through region-3. Designs from region-3 do
not seal~ well, particularly in terms of area/volume [ 19], while computational
resources and timing are the limiting factors in scalingNN the designs from regions- I,
region-2 and region-4. In the analysis presented here we will study several different
points/architectures* on the virtualization spectrum, which help us understand their
relative performance/price advantages and the various model characteristics that affect
these virtualization points.
The ultimate vision of most researchers is to implement large-scale cortical
structures in hardware; these implementations should be "compact and low-power"
[19]. As we show later, using current CMOS technology, this implementation goal is
not plausible, in the region-8 area, due to area limitations. But there is potential of
achieving this goal in the region-6 and region-7, by taking advantage of virtualization.
Likharev [29], claims that, in the future when nanoelectronics technology matures, an
artificial cortex implemented with nanoelectronics could have a size that is

• From a traditional computer engineering perspective, the detailed implementation of designs from
regions 5-8 could be referred to as micro-architectures, but for simplicity, we use the term architecture
there as well.
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comparable to that of real cortex [99]; CMOL based artificial neuron density is
estimated to be 5x107 cm-2 as compared to biological neuron density of 1.5xl07 cm-2
[100].

2.8.2

A Survey: Existing Hardware for BICMs
In general, most of the work that has been done on BICMs, especially those

models developed by computer scientists or computational neuroscientists, is in
region-I and region-3.
The work of Lansner and his group [19], [101], falls into region-3 and region4. Granger's work [18], [90], [102], [103] falls into region-I through region-4. And
the "Blue Brain" project by Markram [24], only falls into region-3; this work,
incidentally, involves modeling cortical columns with a very high degree of biological
detail (i.e. at the cell level). Work done by Likharev et al. [11], falls into region-6 and
region-7. And the work done by Hammerstrom et al. [1], [27], [104], [84], falls into
region-I, and region-3 through region-7. Most of the hardware implementation
research described above is for BICMs that are based on associative networks.
The interesting rat-scale computational simulations done by Lansner et al. [25]
and Modha et al. [7] using IBM Blue Gene/L supercomputers falls into region-3. It
would be prudent to point out that these 'large-scale simulations' are simulations of
only the resources of a rat cortex (i.e. synapses, neurons and neuronal activity); it is

• It should be duly noted that these artificial neurons and synapses are highly simplified, and are only a
crude approximation to some of the functionality of biological neurons.
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not a 'large-scale simulation' of the cognitive functionality (intelligence) of the rat
cortex. Simulations of the cognitive functionality (intelligence) of the cortex are still
into the 'small-scale simulation' regime.
To conclude this Section, we can say that most of the work on the hardware
implementation of most of the BICMs is concentrated only in region-1 and region-3,
and that there is significant opportunity in exploring designs/architectures in region-5
through region-7. For now, given the state of the computational models, the most
promising candidate for hardware implementation of BICMs is nanoelectronics
(and/or hybrid technologies), especially in the (semi-multiplexed hardware) region-6
and region-7.

2.8.3

Existing hardware for Bayesian BICMs
The hardware/software implementation of Bayesian BICMs proposed by Lee

and Mumford [20], Dean [21], and George and Hakwins [22], [23], mostly falls into
region-1, and only somewhat in region-3. Recent work by Taha et al. [43], [105],
[106], explores the combined implementations in region-3 and region-4 for the GHM
[22]. (At the time of the writing of this dissertation, we are not aware of any work on
the custom hardware implementations of the GHM [22].)
It appears that most of the work on the hardware implementation of Bayesian

BICMs, and in particular the GHM [22], is almost exclusively concentrated in region1, region-3, and region-4, and hence, custom hardware implementations in region-5
through region-7 are still unexplored, and are opportunities for hardware research.
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Consequently, the work presented here primarily focuses on exploring the space of
custom hardware designs/architectures for a Bayesian Memory (a simplified version
of GHM [22]) in region-5 through region-7, and investigating their performance/price
points.
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3.

BAYESIAN MEMORY: CONCEPTS AND ALGORITHMS

In Section 2.7, we discussed that the George and Hawkins' Model [22] (based
on the Bayesian inference framework) will be used as the starting point of our work.
Hence, in this Chapter, we introduce and discuss the concept of Bayesian inference,
and provide the details of Bayesian Memory (i.e. the Bayesian BICM used in this
work).

3.1

BAYES' THEOREM
Bayes' theorem [57] states that the conditional probability of hypothesis-h

given the data-d, i.e. P(hld), is equal to the joint probability of hypothesis & data, i.e.
P(d,h), divided by the probability of the data P(d), as shown in (3.1). Using Bayes

theorem we can expand the numerator P(d,h) in (3.1) to get (3.2).
P(h Id)= P(d,h)
P(d)
P(h Id)= P(d I h)P(h)
P( d)
P(d)

= likelihood x prior
marginal likelihood

= "'f.P(d I h;)P(h;)

"'f.P(h; Id)= 1

(3.1)

(3.2)

(3.3)

(3.4)

The denominator in (3.2) can be expanded as (3.3), and it functions as a
normalizing factor ensuring that the conditional probability of the hypothesis given the
data sums to one over all the possible hypotheses, as shown in (3.4). In inference
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terminology, the term P(hld) is the posterior, P(dJh) is the likelihood, P(h) is the prior,
and P(d) is the marginal likelihood [60].

3.2

BAYESIAN INFERENCE
The best way to understand Bayesian inference is through an example.

Consider 3 boxes. Each box contains red, green and blue colored balls (or elements) in
different proportions as shown in Table 3-1. Each box has different numbers of
precious red balls; the boxes are named gold, silver and bronze, i.e. according to the
number of red balls it contains.
In this example, we are interested in finding the gold box or indirectly getting
some information about it. From the perspective of Bayes' theorem, the hypothesis-h
is the box and data-d is the color of the ball in the box. The discrete values or states
that h can take are 'gold', 'silver' and 'bronze'. The discrete values or states that d can
take are 'red', 'green' and 'blue'. We could also specify the hypotheses as, h1 = 'gold',
h2 = 'silver', and h3 = 'bronze'; and the data as d 1 = 'red', d2 = 'green' and d3 = 'blue'.

Hence, h = 'gold' or h = h 1 mean the same.

Balls in the Box ➔
Box Names J..
Gold h1
Silver h2
Bronze h3

. tierence examp1 e
Ta ble 3-1: Bayesran m
No. of Red Balls No. of Green Balls No. of Blue Balls
d1
d2
d3

80
50
10

10

90
50

90
30
40

We now sample or pick-up one ball from one of the boxes (we do not know
what box it is). Based on the sampled ball, we want to find out (or infer) the name of
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the box, because we are interested in the gold box. More precisely, given the sampled
ball what is the likelihood that the box is the gold one? For example, if the sampled
ball was green, then Bayes inference P(h=h 1ld=d2) can be given by (3.5).

P(d = d 2 I h =

'1i) = 10/(10+80+90) = 0.056

P(d = d2) = LP(d = d2 I h;)P(h;)

(3.6)

(3.7)

i

P(d = d 2 Ih = '1i)P(h = '1i) = [

10
]o.33 = 0.0183
80+10+90

(3.8)

P(d = d 2 Ih = hi)P(h =hi)= [

90
]o.33 = 0.1747
50+90+30

(3.9)

P(d=d2 lh=~)P(h=~)=[

5
]o.33=0.1650
0
10+50+40

(3.10)

P(h='1ild=d)=
2

6
3
=0.0516
O.OS x0.3
[0.0183+0.1747+0.1650]

(3.11)

To solve (3.5), we need to know P(d=d2lh=h1), P(h=h 1) and P(d=d2).

P(d=d2lh=h1) can be found out using (3.6) and the first row of the Table 3-1. P(d=d2)
can be expanded as (3.7), and the sub-calculations are shown in (3.8) to (3.10), and
can be found from the rows of Table 3-1. Assume equal prior probability of any box or
hypothesis, so P(h=h1) = P(h=h2) = P(h=h3)

=

1/(1 + 1+ 1) = 0.33.
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Finally, from (3.11) we can find P(h=h 1ld=d2) = 0.0516. This shows that
knowing that the sampled ball was 'green' we infer a very low probability for the box
(from which it was drawn) to be 'gold'. Using similar equations, we can find
P(h=h2ld=d2)= 0.4879 and P(h=h3ld=d2)= 0.4608. This shows that if the ball was
'green' we can infer with the highest confidence that it is a 'silver' box. On the other
hand, we can also say that if the element was 'green' we can infer with the highest
confidence that it is not a 'gold' box. To summarize, if we know that the sampled
element is a 'green', then we can infer that the box is 'silver', 'bronze' and 'gold',
with decreasing order of confidence (or probability).

3.3

PEARL'S BELIEF PROPAGATION ALGORITHM
Bayesian inference discussed in the earlier example considered data-d as the

evidence from which the hypothesis-h was decided or inferred. But in hierarchical
systems or networks each module has some associated parents and children modules.
Also the evidence/data could be coming from the top and flowing down, and
evidence/data could be coming from the bottom and flowing up.
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Message to
Children of x

Figure 3-1: Belief propagation - Pearl's algorithm (for a single module).
(Adapted from [93])

The example described earlier, when considered as an equivalent hierarchical
network (or mathematical framework), had evidence flowing from the bottom to the
top, and the parent module was the 'box' and the child module was the 'ball in the
box'. We already know what discrete values or states these modules can take. The
example only had bottom-up evidence. The top-down evidence consisted of the priors
P(h), but they were constant, and so there was no necessity to express them into some

higher level priors. But there could be a case where these priors (top-down evidence)
are not identical and are changing with time. Also there could be a case where we
could not directly sample the ball from the box. For example, we are given various
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types of spatula to pick up a ball from the box. In that case, depending on the type of
spatula the probability with which we can pick an element changes. We have then
effectively added a 'spatula' child module to the 'ball in the box' module. Now, we
need to represent the new probabilistic relation of the 'spatula' and 'ball in the box'.
Hence, we need a generalized mathematical framework to express and correctly
represent both the top-down and bottom-up evidence, and to simultaneously consider
their effect on the probability of the hypothesis.
Bayesian inference is a compute intensive process. It has been shown to be
NP-Hard in the number of variables [4], [107]. Various approaches have been
developed to reduce the amount of computation required. One of the most common is
to represent the problem as a graph, where the edges of the graph represent the
conditional dependencies of the variables. Since in most applications many variables
have no real relationship to each other, these graphs (sometimes referred to as
Bayesian Networks) can actually be quite sparse, which leads to significant
"factorization" of the inference process.
A number of algorithms have been developed for performing Bayesian
inference on such graph structures [108]. A simple but powerful probabilistic
message-passing framework for Bidirectional Belief Propagation, which is the most
commonly used graphical inference algorithm, was developed by Judea Pearl [93], and
we refer to it as Pearl's Belief Propagation Algorithm (BPA). A single module of this
probabilistic message-passing framework is shown in Figure 3-1. The detailed BPA
equations are provided in later Sections. The bottom-up belief (corresponding to
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bottom-up evidence - ebu; where e denotes evidence, and bu denotes bottom-up) is
represented as ;t and the top-down belief (corresponding to the top-down evidence -

e1d) is represented as

tr.

The final belief (in the hypotheses) of a module P(hlebu, e1d) is

given by BEL= a(,1,1r), where a is a normalizing factor. The most important element
of BPA is the conditional probability table or matrix M. The matrix M represents the
probabilistic relation/association between the discrete values or states of a pair of child
and parent modules. For example, Table 3-1 in the earlier Bayesian inference example
can be converted to a matrix M by simply sum-normalizing the rows, and is shown in
Figure 3-2. The size of M, where the number of rows is equal to the number of discrete
values or states that h (parent) can take, and the number of columns is equal to the
number of discrete values or states that d ( child) can take.
P(d, IhJ
M = P(d, Ihi)
[
P(d,111:,)

P(d2 I~)
P(d2 Ihi)
P(d2

P(d3 I~)] [0.44
P(d3 Ihi) = 0.29

lh:,) P(d3 lh:,)

0.056
0.5 ]
0.53 0.176

0.1

0.5

0.4

Figure 3-2: Example of CPT or matrix M.

BPA (as presented in this work) is applicable to polytree networks, and each
module in the network can have discrete values or states. For non-polytree networks
and/or multiple-parents the algorithm changes to "loopy belief propagation" [109],
which is not covered here. Since probabilistic/Bayesian inference in belief networks is
NP-Hard, there are no shortcuts to evaluate BPA equations.
The discussion so far provided a glimpse of Bayesian inference and BPA. But
before we start using such inference techniques, we need to figure out how to learn the
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discrete states for each module m a network/hierarchy, how to then learn the
conditional probability table or matrix M, etc. Some sort of learning/training
techniques need to be included in these modules. The following Section provides the
details for such a module, which is referred to a Bayesian memory.

3.4

BAYESIAN MEMORY (BM)
In this Section, we propose the architecture for a Bayesian memory module,

and provide the necessary details on its internal and external operation, including its
training procedures. The BM module is almost entirely based on the George and
Hawkins' Model (GHM) [22], and uses the concepts presented in GHM/HTM, such
as, modular and hierarchical structuring, index based code book vectors, layer by layer
training, inference framework, etc [22], [23], [58]. There are some subtle differences
though between the BM and GHM; the BM does not include the temporal aspect of
learning used in GHM/HTM, learning in the BM is based on only spatial clustering,
and is somewhat similar to the "spatial pooler" in HTM [23]. However, because the
BM deals with only spatial clustering, some additional and/or appropriate adjustments
are necessary to the clustering technique, so that the overall concepts outlined in GHM
can still be followed; details are provided in the following Sections. The inference
framework of the BM and GHM are exactly the same.
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The architecture of a Bayesian memory module is shown in Figure 3-3. We
use the abbreviation "BM" to refer to either "Bayesian Memory module" or "Bayesian
Memory"; in general, it refers to a single module.
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Figure 3-3: Architecture of a BM.
(a) Conceptual parts ofa BM. (b) Details of Part-A and Part-B of the BM.
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A single BM is divided into two conceptual/functional parts: Part-A and PartB [33]. Part-A is mostly used during training, while Part-B during inference. Part-A is
responsible for learning/forming clusters or Code Book (CB) of incoming vectors, and
also learning the Conditional Probability Table (CPT) or matrix M [33]. Matrix Mis
later used by Part-B, during inference; Part-B implements the Bayesian/probabilistic
message-passing inference framework, which is based on BPA. The CB and M
constitute the physical "Memory" in our Bayesian Memory module [33]. The word

"Bayesian" in Bayesian Memory module signifies the probabilistic/Bayesian
inference framework of Part-B [33].
Our hypothesis is that Part-A (the Code Book) and Part-B (the probabilistic
inference framework) represents the most basic and essential functionality necessary
for any Bayesian BICM, or in general, any module of a Bayesian principle based
intelligent system. Our BICM, i.e. BM, is in fact entirely derived from GHM [22], and
is also closely related to other studies on Bayesian BICMs [58], [20], [23].
Several BMs can be connected to form a hierarchical system (also referred to
as "Hierarchical Distributed Memories" in some of the earlier work done by our
research group [16]), as shown in Figure 3-4, and the details of the operation and
training of these BMs are provided in the following Sections.
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Figure 3-4: Example: Hierarchical organization of BMs.

In Figure 3-3, a particular module of interest is called BM-y; its parent module
is denoted as BM-z. BM-y has nc child modules, each denoted by BM-x;; where i = I
to nc. For the BPA equations in Part-B, notation (x;, y) denotes that a message goes
from BM-x; to BM-y; notation (z, y) denotes that a message goes from BM-z to BM-y;
and notation (y) denotes an internal message (not transmitted to any other BMs).
3.4.2

Details of Part-A of the BM
The primary function of Part-A of the BM is to form a Code Book (CB). A CB

consists of a set of cluster-centers (or prototype vectors) that represent the input
presented to the BM. The CB has to be learned in an unsupervised manner [22]. In
addition, we are interested in less iterative and non-incremental methods to learn the
CB, so as to reduce hardware overhead. Also, some of the incremental learning
methods may not fit into the winner message-passing scheme that we are interested in.
The RCE based neural network (proposed by Noble Laureate Dr. Leon Cooper
et al. [80]) learns its prototype vectors in a very small number of iterations. But the
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RCE NN uses supervision to change the radius associated with the prototype vectors.
By removing the supervision part in the RCE NN, the learning then becomes a simple
threshold based vector quantization technique [85], where a new prototype vector is
added if its distance is above a certain threshold (i.e. outside a certain fixed radius), in
this case, only one iteration through the training dataset is necessary to learn the CB.

3.4.2.1 Learning the CB for Layer-I BM
In Figure 3-5, we show the procedure of learning the CB of a layer-I BM. The
layer- I BM receives input from the training data. The training dataset is formed after
preprocessing and feature extraction on the actual input data, as shown in Figure 3-4,
so the training vectors correspond to feature vectors for the layer- I BM. Each training
vector (TVi) becomes the current input vector (CVi) for the BM. Each TVi (or CVi) is
compared with the present list of vectors in the CB. The Euclidean distance d between
each CB vector CBVi and the training vector TVi is determined. If at least one CB
vector is found to have d < Thres, where Thres = the radial threshold, then the training
vector TVi is not added to the CB. If no CB vector is found to satisfy d < Thres, then
the training vector TVi is added to the CB. This process is repeated for each training
vector in the training dataset, and requires only one pass. In Figure 3-5, ncsy denotes
the number of CB vectors in the BM, and

ntrn

denotes the total number of training

vectors.
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Figure 3-5: CB formation for layer-1 BM.
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Figure 3-6: BM (Part-A) in forward mode.

Note: For learning the CB for the layer-I BM, some inputs (DW(x 1) to
DW(x4)) shown in Figure 3-3, are left unused.
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Once a layer- I BM finishes learning its CB, it then goes into the forward mode
of operation as shown in Figure 3-6. In the forward mode, a BM does the following:
The current input vector CV; is compared to all the CB vectors CB Vi using Euclidean
distance. The CB vector with the smallest distance is chosen as the winner, and the
BM emits the CB index corresponding to this winning CB vector, i.e. Winner(y). Once
the winning CB vector is obtained, its Euclidean distance is calculated with all the CB
vectors, and emitted as (distance to winner) vector DW(y). Note: It is not necessary
that the CB vectors are indexed in any particular order (for example, according to
some nearness criteria), because this issue is automatically resolved while learning the
upper layer BMs.
3.4.2.2 Learning the CB for BM (Layer-2 and Above)

Now consider a hierarchical organization of BMs, as in Figure 3-4. We want
to form the CB of a layer-2 BM, using the procedure in Figure 3-8. Here, we consider
that we are interested in learning the CB of BM-y, whose child modules are BM-x1 to
BM-x4. All children BM-xi receive their inputs from the training dataset, and all of

them operate in the forward mode, emitting Winner(xi) and D W(x;). The current input
vector CV; for BM-y is a concatenated version of the winning indices for each child,
i.e. CV;= [Winner(x 1) Winner(x 2 ) Winner(x3) Winner(x4)]. Note that CV; for layer-2
BMs (and all the upper layer BMs) is different as compared to the layer-I BMs, in
which case CV; was actually a feature vector representing the input. All the distance to
winner vectors DW(xi) from BM-xi enter BM-y.
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Figure 3-7: Example of using distance to winner.
In this Figure, we are converting the index based vector to an equivalent vector based on distances (i.e.
distances based on DW(x;) vectors from the child modules). For example, the value of the first element
(or index) in the CB vector (CBVi) is 8. Because this is the first index, it corresponds to the first child
x 1• Hence, for the conversion process, we will consider the DW(x 1) vector; we take the distance value at
the location 8 (i.e. value 0.22), and use that as the value for the first element of the converted CB vector
(CBV' k)- The same approach applies for converting all other indices in CBVi to the equivalent distances
in CBV'k.
CV;=[6

3

We cannot do a Euclidean distance comparison directly between the current
input vector CVi and CB vectors CB Vi, because now the CVi consists of concatenated
indices. If the indices had some meaning (in the index space) then performing a
Euclidean distance calculation on the same makes sense. For example, in Kohonen's
SOM (Self-Organizing Map), the topological properties of the input vectors (nearness
of the input vectors in the input space) are maintained as the nearness of the output
neuron in terms of their indices [41]. But in the BM presented here, for layer 2 and
above, we do not have such nearness in terms of the indices. So we tackle this problem
by indirectly converting the indices (corresponding to each child BM-xi) to their
equivalent distances, using the distance to winner vectors D W(xi). An example of this
operation is shown in Figure 3-7. This index to distance conversion is done for all CB
vectors, i.e. CBVi is converted to CBV'k, and for the current input vector, i.e. CVi is
converted to CV\. In Figure 3-7, note that vector CV'i is zeros, because it represents
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distance to itself (acts as the pivot for comparison). Each (converted) CV'i is now
compared with the present list of (converted) vectors in the CB. The Euclidean
distance d between each (converted) CB vector CBV'k and the (converted) current
input vector CV'i is found out. If at least one CB vector is found to have d < Thres,
where Thres = radial threshold, then the current input vector CVi is not added to the
CB. If no CB vector is found to satisfy d < Thres, then the current input vector CVi is
added the CB. Note that we add the CVi to the CB instead of the converted vector
CV'i· So the conversion is used only for distance comparison, and not storage. This

process is repeated for one complete pass through the training dataset.
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Figure 3-8: CB formation for a BM.

Once a layer-2 BM-y has learned its CB, it will then operate in the forward
mode as shown in Figure 3-6, but with slight modifications. For all the BMs (that are
not in layer- I) in the forward mode, it is not possible to directly calculate the distance
to winner vector. So each BM-y will communicate with its child BM-xi, by sending it
the request Winner_req(y) index, to evaluate DW(xi)- The child BM-xi responds by
emitting the DW(xi) corresponding to the requested Winner_req(xi) index. In general, a
BM of any layer other than layer- I has to communicate with its child BMs to resolve
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its internal CB distances. This process continues from a child to its corresponding
child, and so on, until the request reaches the layer-I BMs. Only the layer-I BMs can
calculate distance to winner vector on their own. This whole process is also similar to
recursive function calls that have a base case. Here the base case occurs when the
request hits the layer- I BM.

3.4.2.3 Learning the Conditional Probability Table
Once all the BMs in all the layers of a hierarchical system have learned their
CBs, the next step is to learn their Conditional Probability Tables (CPT) or matrices
M All the BMs in all layers are in the forward mode, and hence, they emit Winner(y)

and DW(y). Now consider a pair of parent and child modules, i.e. parent BM-y and its
. child BM-xi. In the forward mode of operation, BM-y emits its winning CB index
Winner(y) and BM-xi emits its winning CB index Winner(xi)- We are interested in

filling the M corresponding to BM-xi. This can be done by incrementing the element
located at the address (row, column)= (Winner(y), Winner(xi)) of the matrix M, by one
[22]. (Note that, M resides in the child BM-xi even though it maintains the
probabilistic relationship of the child BM-xi to the parent BM-y.) This procedure is
performed for all the BMs in all layers, and has to be repeated for each sample of the
training dataset. Once we finish the complete training dataset, the rows of matrix M
have to be sum-normalized.
The generation of Mis actually a form of Hebb's learning rule [110]. Hebb's
rule, which states that the weight or link between two neurons that are concurrently
active is strengthened [ 11 O], i.e. if output neuron outputj was active at the same time as
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= a(inputk)(outputj). In our

particular case, we are incrementing the element located at (Winner(y), Winner(xi)) in

M This is equivalent to incrementing the weight between the winning CB vector of
the BM-xi and the winning CB vector of the BM-y, according to Hebb's rule [110].
In summary, we have described all the necessary operating and training
procedures for Part-A of the BM. These procedures can be applied to any BM in any
layer of a hierarchical system ofBMs (shown in Figure 3-4).

3.4.3

Details of Part-B of the BM
The training procedures described m the earlier Section resulted in a

Conditional Probability Table or M matrix, which will be used by Part-B of the BM.
Other than that, there are no other interactions between Part-A and Part-B of the BM.
Once M has been learned, Part-A of the BM becomes inactive, and Part-B becomes
active.
3.4.3.1

Belief Propagation - Pearl's Algorithm: Equations

Part-B of the BM implements the equations (3.12) to (3.17) of BPA [93].
These equations are in Matrix-Vectors notation and operations. In (3.12), notation
(xi,Y) denotes that a message goes from BM-xi to BM-y; notation (y) denotes an

internal message; the same style applies for the remaining equations, (3.13) through
(3 .16). Equations (3 .16) and (3 .17) are equivalent, but (3 .17) is easier to implement,
because it does not require any division operations. Notation® denotes a IT operation,
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but for only two vectors. If there are nc child BMs, then (3 .17) has to be evaluated nc
times, corresponding to each child BM-xi.
nc

JL(y) =

TI A(X;,Y)

(3.12)

i=I

= MxJL(y)

(3.13)

n-(y) = n-(z,y)xM

(3.14)

B(y) = an-(y)®JL(y)'

(3.15)

JL(y,z)

(3.16)

(3.17)

The following discussion briefly summarizes the significance of the variables
and operations in the BPA equations.
•

JL(xi,Y) is the input diagnostic message* coming from child BM-xi, JL(y) is the

internal diagnostic message of BM-y, and Jl(y,z) is the output diagnostic
message going to the parent BM-z.
•

JZ(z,y) is the input causal message coming from parent BM-z, n(y) is the

internal causal message of BM-y, and n(y,x;) is the output causal message
going to the child BM-xi.

• The "diagnostic" message is also called bottom-up evidence, and the "causal" message is also called
top-down evidence.
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• A(xi,Y) represents the belie( that BM-xi has in the CB of BM-y. J(y,z)
represents the belief that BM-y has in the CB of parent BM-z. .n(z,y) represents
the belief that parent BM-z has in its own CB, while ignoring the diagnostic
message .,l(y,z) . .n(y,xi) represents the belief that BM-y has in its own CB, while
ignoring the diagnostic message J(xi,y).
•

M acts as a bidirectional probabilistic associative memory, which stores the
probabilistic relationships between the CB ofBM-y and BM-z. Mis also called
the Conditional Probability Table (CPT). B(y) represents the final belief that

BM-y has in its own CB, considering all possible diagnostic and causal
messages.
•

In (3.12), .,l(y) is formed by combining the input diagnostic messages using the

TI operation. In (3.13), .,l(y,z) is formed using a [matrix x vector] operation that
converts the internal diagnostic message into the equivalent output diagnostic
message. In (3.14), .n(y) is formed using a [vector x matrix] operation that
converts the input causal message to the equivalent internal causal message. In
(3.15), B(y) is formed by combining internal diagnostic and causal messages
using ® operation. In (3.17), .n(y,xi) is formed by combining internal causal
messages and all input diagnostic messages, except A(xi,Y), using a TI
operation.

• Probabilistic belief or Bayesian confidence is simply referred to as "belief'.
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• In short, the BPA (for a single BM) can be summarized as: a BM updates its
internal belief using the incoming belief messages from its parent and child
BMs, and later, sends the updated version of its belief back to its parent and
child BMs.
3.4.3.2 Belief/Message Passing in a Hierarchical System
To understand the bidirectional propagation of probabilistic (belief) messages
in a hierarchical system of BMs (shown in Figure 3-4), let's consider that the flow of
probabilistic information is separated into two parts. When probabilistic information
flows from the bottom-up we call it 'forward-inference' and when probabilistic
information flows from the top-down we call it 'reverse-inference' or 'patterncompletion'. For polytree based hierarchical structures, layer by layer forwardinference followed by layer by layer reverse-inference through the hierarchy will yield
exact probability/belief values. However, for non-polytree or loopy networks (not
considered in this dissertation), this is not applicable, and multiple passes (not
necessarily layer by layer) through the network is needed for the probability/belief
values to settle.
At the very beginning (reset-condition), the values n(z,y) in all the BMs of
layer-I and layer-2 are set to a ones-vector (i.e a vector with all elements one). The
BM of layer-3 has JZ(y) set to the prior probabilities associated with its CB vectors.
The BM oflayer-3 does not use its M, n(z,y), or ,1, (y,z).
In the forward-inference phase, bottom-up evidence appears at the bottommost
layer BMs as l(xk,y). To estimate this bottom-up evidence l(xk,Y), we first evaluate
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D W(y) by comparing the current input vector CV; with each CB vector CB Vi, and
then applying a Gaussian operator over DW(y), which converts the Euclidean
distances (in the range [+oo to O]) to equivalent probabilistic numbers• (in the range [O
to 1]); this functionality is similar to a RBFN. All the layer-I BMs will update their
A(y), n(y), B(y), A(y,z) and n(y,xk). Now the layer-2 BMs will update their A(y), n(y),
B(y), A(y,z) and n(y,xk) based on the bottom-up evidence A(y,z) of its corresponding

children. Now the layer-3 BM will update its A(y), B(y) and n(y,xk) based on the
bottom-up evidence A(y,z) of its corresponding children. The layer-3 BM can now use
its B(y) to make any· final decisions about the classes/categories its represents.
Also, note that the layer-3 BM is the top-most layer module (decision making
or classifier output), and so the information n(y,xk) which now flows down from this
BM is biased and represents the final decision or class. Hence, once the bottom-up
information propagates to the top-most layer BM, we now switch to the reverseinference phase.
In the reverse-inference phase, A(y,xk) of the layer-3 BM carries the top-down
evidence, because it represents the confidence in the classes/categories/decisions of
the topmost layer BM. Now all the layer-2 BMs will update their A(y), n(y), B(y),
A(y,z) and n(y,xk) based on the top-down evidence n(y,xk) of its corresponding parent.

Next, all the layer-I BMs will update its A(y), n(y), B(y), A(y,z) and n(y,xk) based on
the top-down evidence n(y,xk) of its corresponding parent. The layer-I BM can now

• This vector is also denoted by GDW(y) in the latter Chapters.
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use its B(y) to make any final decisions or corrections about its input. B(y) for the
layer-I (and all other layers) BMs now represents both bottom-up and top-down
evidences. In general, this information can now be used to correct incomplete or
incorrect input patterns or vectors appearing on the layer-I BMs. The layer-I BMs can
now compare the information that is expected (given the class decided at the topmost
layer BM) to the information currently appearing at its input.
This summaries the probabilistic/Bayesian inference framework (forwardinference and reverse-inference process) performed by Part-B of the BM.

3.5

ARTIFICAL NEURAL NETWORK EQUIVALENT OF THE BM
The following discussion applies primarily to the approximate scalingNN

estimate done in Chapter 8. Here we roughly estimate the number of neurons and
synapses corresponding to a BM. (No other claim regarding cortical-like
function/structure is intended.)
The ANN equivalent for Part-B of the BM was proposed by George and
Hawkins [51], and is shown in Figure 3-9. Two basic types of artificial neurons are
assumed, the summation-type and product-type, given by general equations
y

= L W;X; and y = I1 W;X; respectively [51].

J(y) corresponds to ncBy product-type

neurons, with nc synapses per neuron. n(y) corresponds to ncBy summation-type
neurons, with ncBz synapses per neuron. B(y) corresponds to ncBy product-type
neurons, with 2 synapses per neuron. A(y,z) corresponds to ncBz summation-type
neurons, with ncBy synapses per neuron. n(y,xk) corresponds to ncBy product-type
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neurons, with nc synapses per neuron. Values of ncBz, ncBy, and nc are given in Table
5-1.
GHM does not provide any information regarding the ANN equivalent or the
number of neurons corresponding to the CBs. But based on concepts of node/neurons
in similar clustering networks, such as the LVQ or RBFN, we assume that each CB
vector corresponds to one neuron, and the number of synapses are nc, corresponding to
the nc concatenated indices from child BMs.

BM-y

_,
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4.

EXAMPLE: BM BASED HIERARCHICAL SYSTEM

In this Section we show how BMs can be connected to form a larger
hierarchical system. As an example, we show a hierarchical character recognition
system made of BMs. The aim of this presentation (example*) is not to claim that BM
based approaches are the best for doing character recognition, but to show the general
idea of building viable intelligent systems using such BM based architectures.

4.1
4.1.1

HIERARCHICAL SYSTEM
Inputs
The MNIST handwritten digits database [111] was used to test our system, one

reason for this is the extensive work that several researchers in the machine learning
community have done using this particular data set, providing an excellent
performance baseline. (We used the direct MATLAB loadable MNIST and USPS
database available at [112].) The MNIST database consists of 60000 training samples
(or images), and 10000 testing samples. Each image is of size [28x28] pixels, from
which we use the center [20x20] pixels only, because most of the active pixels are
constrained to that region. The [20x20] image is grayscale.

• For more complex examples/applications, based on more sophisticated models like GHM/HTM, the
reader should refer to www.numeta.com.
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(a)

(b)

Figure 4-1: Examples of MNIST handwritten character database.
(a) Snapshot offew digit-2s. (b) Example ofa [20x20] pixel digit-2 image.

4.1.2

Feature Extraction
Each [20x20] input image is grayscale, so first it is converted to a binary (ON/

OFF) image. Figure 4-2 shows the feature extraction process. The image is divided
into 16 equal blocks of size [5x5]. Then each [5x5] block is divided into 4 shifted
versions of [3x3] blocks. Then we sum the total number of ON pixels in each [3x3]
block, leading to a feature vector having four elements. An example of this is shown
for the lower right [5x5] block of the image, which leads to a feature vector [6 2 6 2] .
.-.--20 pixels----+

r
'--

+

LO

~~-~-~~+

~~iM

.JC.

Figure 4-2: Feature extraction on a digit image.
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Feature vectors are extracted from the MNIST database training and testing
images, and the corresponding training dataset and test dataset are formed. In Figure
4-3, we show the hierarchical organization of BMs that is applied to the character
recognition example.
Each layer-1 BM receives input (a feature vector) corresponding to one of the
16 blocks of the image, there are a total of 16 layer-1 BMs. Four layer-1 BMs
(corresponding to adjacent regions of the image) are combined to form the input to
one layer-2 BM. Finally, layer-3 receives its input from four layer-2 BMs.
In this hierarchy, the receptive field of the layer-1 BM is 1/16 of the total
image size, the receptive field of the layer-2 BM is 1/4, and the layer-3 BM is the full
image. The feature vector (or input) to the layer-I BM has four elements, and each
element has a receptive field of 9/400 (i.e. approximately 1/44 of the total image size).
In a way, the feature vector represents a virtual-layer existing below layer-I. So the
feature vectors are indirectly maintaining a hierarchical structure. This structure is
similar to the hierarchical structure of the ventral pathway of the visual cortex, that has
layers
as

VI ➔V2 ➔V4 ➔IT,

1 ➔3 ➔6➔full-image

and where the corresponding receptive field sizes increase

(in units of VI receptive field size) [59].

The Code Books (CBs) of the layer-I and layer-2 BMs are formed using the
training dataset, and the training procedures described in the Chapter 3. The layer-3
BM does not need to form its CB. For the layer-3 BM, the CB entries are actually the
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supervised class-labels. If we formed the CB of the layer-3 BM by merging the inputs
from the layer-2 BMs, then the number of accumulated CB vectors is going to be
directly proportional to the number of training vectors, in which case this would not be
a scalable approach to building such systems. We could also say that, in such a case,
the accumulated CB vectors are 'grandmother' vectors [65], meaning each vector
represents the complete image for a particular object (grandmother), which ends up
being very inefficient. So we will only encode the probabilistic relations between the
layer-2 and layer-3 BMs using CPT or Min each layer-2 BM. The layer-3 BM still has
a receptive field covering the complete image, but it combines information from the
layer-2 BMs in only a probabilistic manner.
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Comm. BM (part-B)
------tt--- Comm. BM (part-A)
GF = Generate
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Input Image
Figure 4-3: Hierarchical system of BMs: Character recognition example.

Once the layer-1 and layer-2 BMs have formed their CBs, we then learn their
CPTs or M matrices. Matrix M for layer-1 BMs is learned using the procedures
described in Chapter 3. The CPT or M of layer-2 BMs is learned in a similar manner,
but using supervised class-labels (from layer-3 BM), i.e. incrementing the element at
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address (row, column) = (class-label, Winner(x;)) of the matrix M. This concludes the
training for the hierarchical system.

4.1.4

Testing
Once the training is complete, Part-A of the BM becomes inactive*, and Part-B

of the BM becomes active. Testing involves the forward-inference and reverseinference process described in the Chapter 3. Testing is done on both the training
dataset and the test dataset. In general, we are interested in the classification accuracy
(corresponding to forward-inference) and the pattern correction ability (corresponding
to reverse-inference). The classification accuracy on the test dataset shows the
generalization capability of this system.

4.2

RESULTS
The results for the hierarchical BM based character recognition system are

summarized in Table 4-1, which includes: CB learning threshold, the number of CB
vectors/entries for all the BMs, and the classification accuracy corresponding to a
particular threshold.

• Except for layer- I BMs, where, the bottom-up probabilities are estimated based on the Euclidean
distance of the current vector to all the CB vectors.
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Figure 4-4: Results of pattern completion.
The digit on the left is the input given during testing (form the test dataset), and the digit to the right is
the matching digit found from the training dataset. The following procedure was used to generate this
Figure: After the forward-inference and reverse-inference process, the layer-I BMs have a particular set
of beliefs B(y) corresponding to its CBs. We selected the CB vector (feature vector) corresponding to
the largest element of vector B(y). However, this only gives us a feature vector, and not the actual digit
image. Hence, just for the purposes of generating this Figure, we took this feature vector (for each
layer- I BM) and compared it using Euclidean distance to the training dataset. We then displayed the
image corresponding to the closest matching vector in the training dataset.

An example of (reverse-inference) pattern correction/completion is shown in

Figure 4-4. Figure 4-5-(a) shows the classification accuracy on the training and test
dataset for the MNIST database, and Figure 4-5-(b) shows the average number of CB
entries in the layer-2 BMs as the CB threshold of layer-2 BMs is varied. We can
conclude from Figure 4-5 that even though there is a drastic reduction

(2585 ➔27)

in

the number of CB entries there is only a modest reduction in the classification
accuracy. So even with the very small number of CB entries, the system is able to
learn the "structure of the data" [65].
Figure 4-6 shows the results of a similar system, which uses the USPS
handwritten digits database. These results are also similar to those obtained for the
MNIST database, and hence, the same conclusions hold. Note: Simpler feature vectors
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were used for the USPS database as compared to the MNIST database. The USPS
dataset has 10000 total samples, from which a randomly selected 7500 were used for
training and the remaining 3500 were used for testing.
In Table 4-1, the row corresponding to '1 st + 2nd best match' verifies the
correct operation of the whole system. In a probabilistic system, in the case when the
classifier output (the class corresponding to the 1st highest probability) is wrong, then
often, the class corresponding to the 2nd highest probability is the desired class. We
can verify that from Table 4-1, where there is increased accuracy when including the
2nd highest winner.
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T able 4-1: Resu Its tor c h arac t er reco2m'tion sys t em
BM BM
Row Col.
Layer No.
No. No.
No. of Code Book Entries
Layer 1
1
43
43
43
43
1
Layer 1
1
2
74
74
74
74
1
Laver 1
3
73
73
73
73
Layer 1
1
4
65
65
65
65
Layer 1
2
1
64
64
64
64
Layer 1
2
2
75
75
75
75
Laver 1
2
3
77
77
77
77
Laver 1
2
4
69
69
69
69
Layer 1
1
3
67
67
67
67
Layer 1
2
3
77
77
77
77
Laver 1
74
74
3
3
74
74
71
Laver 1
3
4
71
71
71
Layer 1
4
61
61
61
61
1
Layer 1
4
2
72
72
72
72
Layer 1
4
3
68
68
68
68
Laver 1
4
4
65
65
65
65

43
74
73
65
64
75
77
69
67
77
74
71
61
72
68
65

Layer 2
Layer 2
Layer 2
Laver 2

1
1
2
2

1
2
1
2

1537
3384
2768
2651

413
801
651
685

129
201
190
193

52
73
64
69

22
29
29
28

Layer 3

1

1

-

-

-

-

-

3
6

3
8

3
10

3
12

3
14

0.7*3
0.7*3

0.7*3
0.7*3

0.7*3
0.7*3

0.7*3
0.7*3

0.7*3
0.7*3

93.9
98.41
93.04
97.99

91.38
97.29
91.22
97.13

87.86
95.99
88.29
95.94

84.44
93.95
85.06
94.58

76.26
89.82
77.34
90.61

Learnin2 Threshold
Laver 1
Layer2
Sigma
(For 2eneratin2 initial Prob.)
Layer 1- Training
Laver 1- Testing
Accuracy
Training (1st best match)
Training (1st + 2nd best match)
Test (1st Best Match)
Test (1st and 2nd Best Match)
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Figure 4-5: Results of MNIST character recognition system.
(a) Classification accuracy vs. threshold for CB generation for layer-2 BMs; (b) Average number of CB
entries in layer-2 BMs vs. threshold for CB generation for layer-2 BMs.
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Figure 4-6: Results of USPS character recognition system.
(a) Classification accuracy vs. threshold for CB generation for layer-2 BMs; (b) Average number of CB
entries in layer-2 BMs vs. threshold for CB generation for layer-2 BMs.
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5.1

HARDWARE DESIGN SPACE EXPLORATION: METHODOLOGY

HARDWARE DESIGN SPACE EXPLORATION - AN ARCHITECTURE
ASSESSMENT METHODOLOGY
1. Assume a Computational Model
i.e.BM

2. Extract generic functionality:
Make simplifications / modifications
according to some baseline criteria

3. List all algorithms

4. Decompose algorithms into
matrix/ vector/ variable based equations

5. Convert equations into equivalent
computations I operations / functions:
Add, Multiply, exp0, log(), Mem. R/W, etc
(i.e. develop a custom microarchitecture)

6. Explore candidate hardware designs

Basic definitions
from our previous work

7. Define hardware designs

8. Assume baseline hardware perspe~~;:~;· ····•........ _ New structures
_../ Nano components
worst case design consideration,
./
conservative assumptions, virtualization
~--------r------~,.-·/
9. Convert operations to
equivalent circuit components

/

/

./
·-----..

10. Configure system level
hardware architectures using these
circuit components/blocks

Set the size
of variables
in the algorithm

Estimate
performance/price
_./ of example components
~----~-----,./
from published sources
11. Scale performance/price of all
components to 22nm [ITRS node]

12. Analyze performance/price for
system level hardware architectures

Analyze
performance/price for
new components and
nano components

Figure 5-1: Hardware design space exploration - methodology.

Figure 5-1

summanzes the "hardware design space exploration"

methodology, which has been the backbone of most of the work done in this
dissertation. This methodology was used several times in this work, for the hardware
implementation and performance/price investigation, for Part-A and Part-8 of the BM
(Chapter 7 and Chapter 6 resp.), and for the CSSNS (Chapter 9). Previous work [16],
[1], [27], by our research group, was based on a less sophisticated version of this
methodology. The detailed formal methodology (Figure 5-1) was published in the
authors' work [32].
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In general, any methodology consists of these genenc steps/parts: model,
specifications, requirements, and analysis. From this perspective, in Figure 5-1, steps 1
- 3 denote the model; steps 5 and 9 combined denote the spefications and
requirements; and steps 10 - 12 denote the analysis.
The steps of this methodology, as shown in Figure 5-1, are self explanatory,
and are not described here. As mentioned earlier, several Chapters in this dissertation
use this methodology. For example, consider the hardware implementation of Part-B
of the BM, then with respect to the steps in Figure 5-1, Section 3.4.3.1 covers steps 1 4; Section 5.3 and Section 6.1 cover steps 6 - 8, and Section 6.2 to Section 6.4 cover
step 5 and steps 9 - 12.
We propose that this architecture assessment/evaluation methodology has the
potential to be an "investigation tool" for a broader range of computational models and
implementation technologies. This is particularly true when chip designers start
transitioning their existing CMOS solutions to nano and molecular scale devices.

5.2

INTRODUCTION TO HYBRID TECHNOLOGY - CMOL
There is an increasing amount of research into nano and molecular scale

devices. The latest ITRS (International Technology Roadmap for Semiconductors,
http://www.itrs.net/horne.html) Emerging Research Devices Chapter [30] has a nice
survey and evaluation of a number of technologies. Some devices have been
considered as potential replacements for CMOS as Moore's law becomes ever more
difficult and expensive to pursue. Other devices are less complete and, though
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possibly providing useful functionality, are often considered as technologies that could
potentially augment CMOS. Some devices are based on familiar charge dynamics and
others use more radically different kinds of signal representation such as electron spin.
One particularly promising technology is that of nanogrids. Although a
number of forms are envisioned, most current research in nanogrids is as a hybrid
technology with CMOS. The variation of nanogrid technology assumed in this
dissertation is CMOL. It is a hybrid structure consisting of CMOS circuits, nanowires,
and nanodevices (previously referred to as molecular devices) arranged in a layered
fashion. This particular structure was pioneered by Likharev [12]. A cross-section (i.e.
side view) of the layered architecture is shown in Figure 5-2( c); it consists of
traditional CMOS (metal/circuit) layer at the bottom, stacked with two parallel layers
of (perpendicular) nanowires on top. Between the two nanowire layers, at each crosspoint of the nanowires, nanodevices (or switches) are embedded, as shown in Figure
5-2(a). This set of two nanowire layers, along with the nanodevices are referred to as a
"CMOL nanogrid" or simply a "nanogrid" [1], [4]. The CMOS layer connects to the
nanowires using "interface pins" (CMOS to nanowire, and nanowire to CMOS), as
shown in Figure 5-2(c) [12]. An example of a nanogrid with these interface pins is
shown (as top view) in Figure 5-2(b). Each nanodevice can be addressed using two
nanowires, and their corresponding interface pins; for example, in Figure 5-2(b),
nanodevice-1 can be addressed by using pin-1 and pin-2'. A major advantage of
CMOL is the density of the nanogrids. But to leverage this density advantage, the
CMOS layer has to be able to connect to the nanowires within some small or limited
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area. As suggested by Likharev [12], this can be achieved during fabrication, by tilting
the nanogrid by angle a with respect to the CMOS layer, as shown in Figure 5-2(b);
where a is a function of the ratio of the CMOS inter-pin distance to the nanogrid interpin distance [4]. The key point is that fabrication technologies like nano-imprint
lithography allow us to make very thin nanowires, but do not provide the precise
alignment possible with traditional lithography. However, the tilting of the CMOS and
nanogrid layers creates an alignment independent structure [29]. This trick also allows
the CMOS layer to connect to 2N nanowires through 2N pins within the compact area
( 4N Fn!no) of the nanogrid, but under the constraint FCMOS / Fnano :s; ✓
N [1]; where,
2

F cMos is the half-pitch of the CMOS subsystem, and Fnano is the nanowire half-pitch.

Generally, the underlying CMOS circuits are pretty large as compared to the nanogrid
(nano pitch), and hence, it is reasonably easy to match that constraint [1]. As an
extreme case, one could assume FcMos
constraint is N

~

=

22 nm, and Fnano

=

3 nm, in which case, the

54; this is very reasonable, considering that most applications would

have N in the range several hundred to several thousand [ 1].
The disadvantage of CMOL nanogrids is that they are slow due to the high
resistance of the nanowires and nanodevices, but their area advantage can more than
compensate with computations that are less time sensitive and more density sensitive,
especially if storage and computation can be combined in its inherent structure [1].
Another potential disadvantage is that fault and defect rates are expected to much
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higher than with state-of-the-art CMOS; however, recent roadmap suggests very low
defect rate of 0.03% corresponding to the Fnano = 3 nm technology node [29].
The nanodevice at each cross-point is assumed to be a binary "latching switch"
with "two metastable internal states" [4], [l]. Figure 5-2(e) shows the schematic 1-V
characteristic of this two-terminal device. This nanodevice can be programmed to
either an "on" state or "off' state, by applying a certain differential voltage at its
terminals. Qualitatively, if the drain-to-source voltage is low during programming, the
nanodevice will remain in the "off' state with high resistance (Roff); if the applied
voltage exceeds the threshold voltage (Vi), the nanodevice will tum "on" resulting in a
lower resistance (R 0 n) [1].
We use the CMOL/nanogrid modeling described in [1], and follow a similar
strategy for the performance/price analysis of the CMOL components used in this
work. The performance/price modeling equations given in [1], are based on a current
flow as shown in Figure 5-2(d). This modeling takes into consideration various
resistances: contact resistance (i.e. resistance of the interface pin), wire resistance,
nanodevice resistance (both states), wire capacitance; and considers the various
probabilities

related

to

the

"on"/"off'

states

of

the

nanodevices,

the

charging/discharging of the nanowires, and the presence/absence of input driving
voltage [1].
The following discussion briefly summarizes the current state of development
of CMOL technology:
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• Nanogrids or "crossbars" with Fnano = 15 nm have been shown by Green et al.
[29]. Wei Lu et al. [113], [114] have shown nanogrids with Fnano = 50 nm. In

addition, the potential for multi-bit (3 to 4 bits of resolution) storage in each
nanodevice has been shown in [113], [114]. HP labs have fabricated CMOLlike structures with Fnano = 30 nm, specifically designed for FPGA like
funtionality, and are referred to as "Field Programmable Nanowire
Interconnect" (FPNI) [ 14].
•

Several methods including nano1mpnng lithography, "extreme ultraviolet
interference lithography", and "maskless self-assembling block copolymer
lithography" have been demonstrated for fabricating nanowires [29].

•

Several candidates for nanodevices with Fnano > 10 nm have been explored,
based on organic layers, metal oxides, sulphides, silicon dioxide, amorphous
silicon, self-assembled monolayers synthesized from catanane or rotaxane
molecules, organic single-electron transistors, etc [29].

•

Interface pins with 2 nm to 10 nm sharp tips have been fabricated [29].

•

An exhaustive review of the current state of CMOL can be found in [29].
For further details on all aspects of CMOL, refer to [1], [12], [10], [29], [115].
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Figure 5-2: The generic CMOL architecture.
(Adapted from [12], [1].) (a) nanogrid consisting of two layers of orthogonal nanowires; (b) a zoom-in
top view on the circuit near several adjacent interface pins; (c) a schematic side view; (d) a schematic
top view showing the idea of addressing a particular nanodevice via a pair of CMOS wires and interface
pins, and the flow of current; (e) 1-V characteristics of a nanodevice. In (d), only the activated CMOS
lines and nanowires are shown. In (b), only two nanodevices are shown. (In reality, similar nanodevices
are formed at all nanowire cross-points.)
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The hardware architectures investigated in this dissertation (for implementing
the BM) are categorized in Figure 5-3. (The categorization and hardware definitions
presented here are partly based on the hardware configurations proposed in [1] and
[4].) There are two major groups of architectures: digital and mixed-signal. The digital
architectures are categorized into two groups: digital CMOS and digital CMOL. Each
is further categorized into three basic "computational" groups: Fixed-Point (FXP),
Logarithmic Number System (LNS), and Floating-Point (FLP) architectures. FXP
architectures are further categorized based on the data precision, i.e. 4 bits, 8 bits, 12
bits, ... , 32 bits, and are referred to as FXP4, FXP8, FXP12, ... , FXP32 respectively.
The mixed-signal architectures are categorized into two groups: mixed-signal CMOS
and mixed-signal CMOL architectures.
Digital
Architectures

Mixed-signal (MS)
Architectures

Mixed-signal
CMOS
architecture

Mixed-signal
CMOL
architecture

Figure 5-3: Categorization of hardware architectures for Bayesian Memory.

5.4

GENERAL ISSUES
The general issues and assumptions related to our analysis of the hardware

implementation of the BM are now briefly discussed.
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The data precision (nbit = bits representing a single element) required to
implement any computational model is dependent on the algorithm, the structural
configurations, the application domain, etc. Studies [19], [18], suggest that
neuromorphic hardware generally requires a precision of 4 to 8 bits, but Bayesian
methods, which are higher level, more abstract models, when applied to real-world
problems generally require 8 to 16 bits for sufficient accuracy [43], [116]. In this work
we have varied the precision over a range of values to understand its contribution to
the overall performance/price trade-off. The precisions used here were: 4 to 32 bit
FXP, 32 bit FLP, and 32 bit LNS. All architectures, even mixed-signal, store and
communicate data in digital/binary-encoded format.

5.4.2

Communication
Communication is generally sequential (all elements of a particular vector in

the BM are communicated sequentially) and often involve simple memory access.
Internal communication (for internal variables) is as simple as accessing an internal
memory. External communication (between parent/child) requires inter-module buses
with data, address, and control signals.

Part-B of the BM: Depending on the particular variable being read by BM-y,
some of the communication is assumed to be virtualized. To evaluate (6.1), BM-y
needs to read A(Xi,Y) from each of its child BM-xi; for this variable, one
communication bus is multiplexed across all nc child BMs. To evaluate (6.3), BM-y
needs to read n(z,y) from its parent BM-z; for this variable a separate communication
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bus is assumed. It should be noted that A(xi,Y) is required to evaluate (6.1) and (6.6);
also, (6.6) is evaluated nc times. Hence, each A(xi,Y) value is used in multiple
equations. So instead of reading from the child BM-xi multiple times through the
virtualized communication bus, we assume that it is read once to evaluate (6.1), and a
local copy* is stored in BM-y that can be used later for (6.6). In fact, we assume this
for all variables that are read from parent or child BMs.

Part A of the BM: We follow a similar approach for Part-A. We assume that
for all DW(xi) vectors, one communication bus is multiplexed across all nc child BMs.
And because the values within the D W(xi) vectors could be used several times during
the various training operations, we store all DW(xi) vectors locally.

5.4.3

Number of Parent and Child BMs, and Code Book Size
The BPA used in the BM is for singly connected polytree structures, which

means that each BM has a single parent BM, and multiple child BMs. Polytrees allow
exact inference to be performed in one iteration of messages [93]. We assume four
child BMs (nc = 4) as input to each BM, which will allow the receptive field-sizes to
increase by 4x in each layer of a typical hierarchy [23]. For the analysis done here, we
assume that Part-A of any BM can learn a maximum of 4096 (or 4K) CB vectors.
Hence, the CB size (ncsy) of BM-y and the CB size (ncsz) of parent BM-z are both
assumed to be 4K. These CB sizes determine the size of all the variables in equations
(6.1) through (6.6). Table 5-1 summarizes the specifications (variables and their sizes)

• Here we are trading-off local computation and storage for longer range communication.
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of a BM; the hardware analysis is based on these specifications. From Table 5-1 it can
be seen that the largest storage required is for the M matrix. Depending on a particular
application, M could be sparse, but here we assume the worst case, a full density, nonsparse M.

5.4.4

Virtualization
In general, we have the following two ways to virtualize the arithmetic/logic

components: virtualize (share resources) these components for similar operations over
several BMs, or virtualize different operations/equations within each BM. We chose
the latter because it keeps the hardware analysis restricted to one BM, and is more
suitable for systems with distributed memory. Most of the designs considered here
tend to be more virtualized, which provides a more favorable performance/price.
However, as we shall see later, the cost of most BM architectures (except the mixedsignal CMOL architecture) is dominated by memory. Consequently, extreme
virtualization of the arithmetic/logic computations may not be a significant advantage;
but for the mixed-signal CMOL architecture, virtualization was the only way to make
the architecture feasible and scalable.
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Table 5- 1: S,pec1"fi1cafmus of a sm2
Variable
Size
4-32 bit FXP, 32 bit FLP, and 32 bit LNS
nbit
4
nc
4096
ncsv
4096
ncsz
[4096 x I]
A(x;,V)
Mv)
[4096 x I]
[4096 X 1]
A(v,z)
[Ix 4096]
n<v,x;)
n(z,y)
[1 X 40961
[1 X 4096]
n(v)
B(y)
[Ix 4096)
M
r4096 X 40961

5.4.5

Hybrid Nanotechnology- CMOL
The nanotechnology components used in this dissertation are based on CMOL,

as discussed in Section 5.2. CMOL is mostly used here as digital memory, and as an
application specific, mixed-signal computational structure for the VMM operation.
Some of the assumptions for the CMOL analysis are:
•

For CMOL memory, read and write can be performed usmg a common
interface/path (row and column decoders, etc). Only for the variables
communicated between parent/child BMs, we may need a simultaneous read
and write capability. According to [115], all these assumptions are plausible.

•

For mixed-signal CMOL nanogrids, some additional CMOS circuits may be
necessary for programming the nanodevices. Our analysis does not include the
investigation of these programming circuits and techniques (similar to the
assumptions in [1]). Further details/references on some proposed programming
techniques can be found in [1], [11].
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• The area analysis does not consider the CMOS to nanogrid routing (similar to
the assumptions in [1 ]), i.e., the CMOS layer and nanogrid layer are analyzed
separately. The total area is taken as the sum of CMOS and nanogrid layers;
which is a worst case consideration.
•

Our analysis uses a future value of Fnano = 3 nm (projected in 2028, according
to a more conservative roadmap [99]). CMOL technology should be mature by
then, hence plausible defect rates would be around 2 % [115]; and a recent
roadmap suggests defect rates as low as 0.03% [99]. So in the worst case, the
hardware overhead for defect-tolerance through redundancy/reconfiguration is
assumed to be around 5 to 10 % of the results shown in this dissertation
(similar to the assumptions in [I]).
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HARDWARE ARCHITECTURES FOR PART-B OF BAYESIAN MEMORY
Note: In this Chapter, the term "BM" typically denotes only "Part-B of the

BM", unless explicitly stated otherwise. All Figures and Tables in this Chapter
correspond to only Part-B of the BM.

6.1

DEFINITION OF HARDWARE ARCHITECTURES FOR PART-B OF BM
All of the architectures (categorized according to Figure 5-3) studied here

implement equations (6.1) through (6.4), and (6.6) of the BPA. (These equations are
repeated in this Section for the reader's convenience.) These equations can be
categorized based on the type of matrix/vector operations: "Vector-Matrix
Multiplication" (VMM) [117], Product (IT Off Vectors (POV), and SumNormalization (SNL). VMM has two subtypes: (Matrix x Column-Vector) (MCV) and
(Row-Vector x Matrix) (RVM). Finally, equations (6.1), (6.2), (6.3), (6.4), and (6.6),
correspond to operations POV, MCV, RVM, (POV & SNL), and (POV & SNL)
respectively. To implement these matrix/vector operations in hardware requires
several different circuit components. Hence, the exact definition of any architecture
depends on the particular circuit/hardware components that it uses to implement the
equations of the BP A.
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Table 6-1: Definition of hardware architectures for BM
Equation
Equation
Equation
(6.1)
(6.3)
(6.4)
s 0
C
s
0
C
s
0
C

Component

Memory (MEM)
Conventional
arithmetic/ logic
components
Structure based
components
(storage &
computation)
MEM access based
communication

SRAM
CMOLMEM
Digital CMOS

.....
••

....

......

••

Mixed-signal CMOS
Mixed-signal CMOS
Mixed-signal CMOL
nanogrid
SRAM

....

••

....

......

••

••
• •
• •

••

••

......

CMOLMEM
• = Digital CMOS architecture
♦ = Digital CMOL architecture
• = Mixed-signal CMOS architecture
• = Mixed-signal CMOL architecture
S = Storage
O = Arithmetic Operations
C = Communication

••
••

Equation

.••

(6.6)

s

0

...

...

C

...

s

....

••

Equation
6.2)
0

C

••••

••
• •

....

••

•

•

....

••

.....
.....
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nc

,,l(y) =

IJ ,,l(xi,y)

(6.1)

i=l

,,l(y, z) = M x ,,l(y)

(6.2)

n-(y) = n-(z,y)xM

(6.3)

B(y)

= an-(y) ® ,,l(y)'

n-(y,xJ = aB(y)/ ,,l(xi'y)'

n-(y,x,) =

an-(y)®Lf.L A,(x,,y)']

(6.4)
(6.5)

(6.6)

Table 6-1 summarizes the definitions of the (limited) architecture space
explored here; it provides an overview of how the arithmetic operations, storage, and
communication for each equation are implemented for those architectures. The digital
CMOS and digital CMOL architectures are almost identical, except for the memory
components; digital CMOS architectures use SRAM*, while digital CMOL
architectures use CMOL memory [1].
The mixed-signal architectures are based on the "Internally Analog, Externally
Digital" (IAED) Structure for VMM (SVMM), proposed in [117]. This is a mixedsignal array based SVMM, which combines storage, signal-communication, and
computation; storage and input/output are digital, and the analog computations occur

• A viable alternative (not explored here) to SRAM is eDRAM, which is denser, but is significantly
slower.
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along the wires as small increments in charge/current [1], [117]. The difference
between the digital and mixed-signal architectures is that equations (6.2) and (6.3) are
partially implemented using mixed-signal SVMM or structure based components,
because these equations are computationally the most intensive; the implementation of
the remaining equations is the same as in digital architectures. The mixed-signal
architectures also require conventional digital CMOS arithmetic/logic components and
conventional mixed-signal CMOS components for post processing in (6.2) and (6.3).
When selecting a mixed-signal architecture, the single most important criterion
was to select a mixed-signal CMOS design, which could later be easily mapped to
CMOL nanogrid structures; the SVMM proposed in [117] was such a match, and in
addition, it has its advantages and is close to the future realm of "digitally assisted
analog circuits" [98]. An overview on the future of analog and mixed-signal hardware
[98], [118], indicates that in commercial semiconductors the majority of the
computational burden (and higher precision requirements) will be handled by digital
circuits, while analog circuits will only be used for just those operations that can
justify the additional design complexity. In other words, in the future, we will see a
shift from purely analog systems to more "digitally assisted" mixed-signal systems
[98]. Consequently, our mixed-signal architecture judiciously replaces some of the
important operations using analog/mixed-signal components, according to the
CMOS/CMOL design considerations suggested in [1].
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The storage in all architectures is digital/binary-encoded. Consequently, it is
easier to implement a memory access (read & write) based communication for all
architectures.

6.2

DIGITAL CMOS AND CMOL HARDWARE ARCHITECTURES FOR BM
The all digital architectures considered here assume traditional CMOS

arithmetic/logic components. The only difference between digital CMOS and digital
CMOL architecture is the storage medium. The digital CMOS architectures use
SRAM, while digital CMOL architectures use CMOL memory [1].

(a)

(b)

Figure 6-1 :CMOL memory.
(a) One block ofCMOL memory with a [256 x 256] nanogrid and decoders; (b) General block diagram
ofCMOL memory [4K x 4K x 32 Bits].

In our analysis, we assumed a custom [4K x 4K x 32 bit] CMOL memory,
instead of using the results from [115]. In the BM application assumed here, all
matrix/vector elements are accessed sequentially. Hence, our memory does not require
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random access decoders. So we were able to use shift register based decoders for
sequential access [119], which reduces the total silicon area for the memory. This also
decreases memory access time due to the decreased logic-depth of the decoder
circuitry. Moreover, defect-tolerance can be achieved simply through reconfiguration
to redundant/new nanogrid locations, not requiring special error-correction circuitry. A
block diagram of the CMOL memory is shown in Figure 6-l(b). Each block consists
of a [256 x 256] CMOL nanogrid, along with the necessary decoders, as shown in
Figure 6-l(a). All row decoders connect to horizontal nanowires; all column decoders
are assumed to connect to pass transistors/gates. We analyzed the performance/price
of this particular CMOL memory, generalizing its performance/price to a single bit,
and used this result to evaluate memories of varying sizes. The performance/price
analysis assumes that 10% of the total memory dissipates power during memory
access [120]; this is a worst case consideration, because ideally, only one block (out of
8192) would be drawing current.
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Figure 6-2: Block diagram of digital FLP architecture.

The FLP architecture uses a 32 bit single precision floating-point data format
[121]. The block diagram of the FLP architecture is show in Figure 6-2. Blocks Bl to
B5 perform the operations for equations (6.2), (6.3), (6.4), (6.1), and (6.6)
respectively. Block B6 performs the Sum-Normalization (SNL) operation for (6.4). A
similar additional block (not shown) is also needed for the SNL operation in equation
(6.6). Digital counters (CT) and logical Address Transformations (AT) are used to
generate the proper addresses for the SRAMs corresponding to all variables. SRAM is
used to store the M matrix and has a dual-ported read capability. We require only two
Floating-Point arithmetic Units (FPUs), which are shared by (virtualized over) all
blocks in Figure 6-2. Block B5 is virtualized for computing variables n(y,.x 1) to
1r(y,xnc) (i.e. (6.6) is computed nc times, corresponding to each child BM). Table 6-2
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shows the arithmetic and memory computations required for each equation in the BM.
It also shows the FPU used by each equation.
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(6.1)

Matrix/Vector
Operations
POV

(6.2)
(6.3)

Equation

(6.4)

(6.6)
a

Table 6-2 : Computations for a BM
FLP
FLP
FLP
Multiplication
Addition
Division

Memory
Read

Memory
Write

nc·ncsy

0

0

nc•ncsy

ncsy

FPU
Used
FPUl

MCV

ncs,ncsy

ncs,ncsy

0

ncs,ncsy

ncnz

FPUl

RVM

ncsy·ncnz

ncsy•ncnz

0

ncsy·ncnz

ncsy

FPU2

POV

2-ncsy

0

0

2-ncsy

ncsy

FPUl

SNL

ncsy

ncsy

1

2·ncsy

ncsy

FPUl

POVa

nc(nc·ncsy)

0

0

nc(nc·ncsy)

nc(ncsy)

FPU2

SNLa

nc(ncsy)

nc(ncsy)

nc(l)

nc(2·ncsy)

nc(ncsy)

FPU2

Computations shown are the total for all nc child BMs.

.....
N
N
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Even though Table 6-2 specifically shows the FLP operations, it still provides
a general overview of the computations within the BM. From Table 6-2, we can infer
that (6.2) and (6.3) have a computational complexity of O(N1N2), where N 1 oc ncBy and
N2 oc ncBz; while (6.1), (6.4), and (6.6) have a computational complexity of O(N),

where Noc nc8y and nc is negligible relative to ncBy•

6.2.2

Logarithmic Number System (LNS) Architecture
The LNS architecture is based on a 32 bit single precision LNS data format

[121]. The LNS architecture is similar to that shown in Figure 6-2, except that all
FPUs are now replaced by Logarithmic Number system arithmetic Units (LNUs). The
earlier discussion on FLP architecture also applies here. Table 6-2 can be used by
replacing the FLP operations with LNS operations. Both the FLP and LNS
architectures use a 32 bit data format; hence, the datapath structure remains the same,
only the requirements with respect to arithmetic operations differ.

6.2.3

Fixed-Point (FXP) Architecture
The FXP architecture also has blocks Bl to BS, which are similar to those in

Figure 6-2. The FXP architecture does not require block B6. In the FXP architecture,
each block in Figure 6-2 is replaced with two blocks (the a & b type blocks, as shown

in Figure 6-3). For example, block Bl in Figure 6-2 has to be replaced with block Bla
and block Blb shown in Figure 6-3. In the FLP architecture, the FPU in block Bl was
able to perform both the add and multiply operations required for (6.2). But in the FXP
architecture, (as shown in block Bla) we need a separate digital adder and digital
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multiplier (of particular bit sizes) for (6.2). Using the same idea, each block in Figure
6-2 has to be replaced by an equivalent block (with separate adders/multipliers) to
form the FXP architecture in Figure 6-3.
The FXP architecture has to consider the precision, in bits, of the intermediate
results of all arithmetic operations. For example, multiplying two n bit numbers will
lead to a 2n bit result. When m numbers, each of size n bits, are added, the result could
grow ton+ ceil(Iog2(m)) bits. If these results are simply truncated back ton bits, then
error/noise will enter the system [122]. In order to maintain accuracy with the FXP
architecture (to compare to the FLP and LNS architectures), and for the purposes of
the worst case hardware analysis being done here, no intermediate results are
truncated. Hence, to maintain intermediate results, we require digital components of
different bit sizes, depending on the number and type of the operation. To maintain
accuracy and reasonable functional equivalence to the FLP version, the FXP
implementations should utilize the fufl dynamic range of the data [19] as much as
possible. One way to accomplish this is to use range normalization. This is a
conservative assumption, since it is likely that real implementations can get by with
significant precision reduction even with fixed-point representations. However, to
maintain reasonable functional equivalency, we have added such normalization to the
FXP implementations. Range normalization typically has a hardware/operation
overhead consisting of a digital adder/comparator, a multiplier and a divider, as shown
in Figure 6-3 (b type blocks).
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Figure 6-3: Block diagram of digital FXP architecture.

In Figure 6-3, Block Bia computes an intermediate version Atm(y,z), which is
then range normalized by block Bib to obtain A(y,z). Similarly blocks B2b to B5b,
which are attached to the corresponding blocks B2a to B5a, perform range
normalization. In general, we cannot* virtualize a single range normalization block
across all other blocks, because the sizes of the digital components in the range
normalization blocks are dependent on the size of the intermediate results. In blocks
Bib to B5b, cl, ch, dh denote current minimum, current maximum, and desired
maximum respectively.

These correspond to the minimum and maximum

values/elements in a vector that is to be range normalized. As in the FLP architecture,
blocks B5a and B5b are virtualized for computing variables 1Z(y,x 1) to ;r(y,xn). The

• Considering that nc8y "# ncBz, we cannot virtualize the blocks across (6.2) and (6.3). We could
virtualize the range normalization blocks for (6.4) and (6.6), but have not done so here for simplicity's
sake.
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overhead for the range normalization pushes the FXP architecture analysis towards an
extreme worst case; i.e. most other simpler techniques for rounding/truncation will
have a smaller overhead.

6.3

MIXED-SIGNAL CMOS AND CMOL HARDWARE ARCHITECTURES
FORBM
Consider the Vector Matrix Multiplication (VMM) operation given by (6. 7).

Its computational complexity is O(pq). To compute one element (i.e. Yj) of the output
vector Y roughly requires p (add & multiply) operations, as shown in (6.8). To
compute all elements of Y, we need to repeat this process q times, hence the total time*
required is q·p·(fadd + fmult), when implemented sequentially. To reduce this time, many
of the operations in (6.7) can be performed in parallel. The following discussion
investigates the use of hardware components for parallel VMM operation of (6.2) and
(6.3) in the BM.

:l,ql
2,q

(6.7)

M p,q
p

½= IxiMi,j

(6.8)

i=l

Yi = X,M,,, + X 2 M 2,, + X 3 M 3 ,, = ...
... [011 x 100] +[011 x 111] + [lOlx 110]

• Where,

top

denotes the time required to complete the 'op' type operation.
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Cauwenberghs et al. [ 117] proposed an "Internally Analog, Externally Digital"
(IAED) mixed-signal array based structure for parallel VMM, for massive (10010000) matrix dimensions. The IAED-Structure for VMM (SVMM) effectively
combines storage and analog computation, and is better than other analog-only
techniques for the VMM computation [117]. Internally, the storage is digital. The
array structure allows inherent analog processing [117]. Externally, it provides the
convenience and precision of pre/post digital processing [117]. Hence, we use the
SVMM as the fundamental operation implemented in our mixed-signal architectures.
Our mixed-signal CMOS architecture partly virtualizes SVMM, and our mixed-signal
CMOL architecture replaces some of the traditional components of the SVMM with
nano components, providing a novel, mixed-signal CMOL nanogrid based SVMM.
In the traditional SVMM [117], all elements of Y are computed in parallel.
Each element is internally computed in a semi-parallel fashion, requiring only a few
iterations through the SVMM. The mixed-signal CMOS SVMM is shown in Figure
6-4(b). The number of iterations required is

nbitx,

which denotes the number of

bits/precision used to represent each element x; of vector X Let tsVMM denote the time
for a single pass through the SVMM. Then the total time required to complete the
VMM operation is

nbi1:x·tsvMM,

operations), because

nbitx

which is much less than q·p·(/add + lmu11) (for sequential

<< q, and tsvMM <* p·(tadd + lmu11). Since all the elements of

vector Y are being computed in parallel, multiple ADCs and other arithmetic/logic

• This may not be always true, because it depends on the size of M
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components are required. For a very large M (such as in our case where Mis [4K x
4K]), we would require thousands of ADCs and adders, which would be costly in
terms of hardware area and power compromising feasibility and significantly limiting
scalability. For this reason, we virtualized the ADCs and arithmetic/logic components
over all the elements of Y; so now each

l:J is computed sequentially.

In this case, the

total time required to complete the VMM operation is q·nbi1x·tsvMM• For a virtualized
SVMM, we only achieve better performance than the sequential implementation if
nbirx·tsvMM

< p·(tadd + tmult); our hardware analysis will address this issue. Such a

method of computing each element of Y separately fits well to our BM model, because
communication and memory access are sequential in the BM.
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Figure 6-4: Mixed-signal computations and structures:
(a) Example of a VMM computation decomposed into sub-operations, (b) Mixed-signal CMOS
SVMM, and (c) Mixed-signal CMOL nanogrid SVMM.
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The formal equations behind the SVMM operation are presented in more
detail in [117], and so are not repeated here. Instead, the operation of these, "semivirtualized," mixed-signal CMOS and CMOL SVMM circuits are presented via a
simple example.
6.3.1

Mixed-Signal CMOS Architecture
Consider a VMM operation where q

=

p

=

3 and

nbitx =

3. The computation

required for the first element Y1 is given in (6.9), along with some example numbers
for

x;

and ¾, 1. Each number is represented in "little endian" binary format (the

leftmost bit is the MSB and the rightmost bit the LSB), for example X 1 = 011 and M3, 1

= 110. Figure 6-4(a) shows a decomposition of the VMM operation into its constituent
sub-operations. To illustrate the SVMM function, we first concentrate on step-I (a, b,
and c). In Figure 6-4(a), step-la shows the partial products resulting from the
multiplication of the first bit (LSB) of each Xi with the corresponding bits of each M;, 1•
The equivalent operation in the mixed-signal CMOS SVMM is shown in Figure
6-4(b). Throughout this dissertation, we assume "little endian" numbering, where the
LSB is bit 0. The first bit of each
index, b

=

bit index, and b

=

x;,

0 to

i.e. X? (denoted by X;b, where i = element

nbitx -

I) is presented from the left along the

horizontal wires. Each cell (denoted by M;\) in the analog cell array, in Figure 6-4(b),
is a "CID computational cell with integrated DRAM" [117]. The analog cell array
corresponds to the first column of Min (6.7). Each cell can store one binary value, and
can compute one binary multiplication. In the compute mode, it can contribute some
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charge/voltage on the vertical wire if its internal (stored) value is 1 and the external
input is 1. For example, the cell M 1°1 has internal value 1, and its external input X 1° is
also 1; hence it contributes some charge/voltage (shown by a vertical arrow . .) to the
first vertical wire. Those cells that have an internal value of O do not contribute
charge/voltage to the vertical wires. The analog cell array in Figure 6-4(b) performs
the equivalent of step-la and the initial part of step-lb in Figure 6-4(a). The total
charge/voltage (shown by multiple arrows) on each vertical wire is converted to digital
outputs by the ADCs, and these outputs correspond to the partial sums shown in step1b. The Shift Registers (SRs) and adders following the ADCs then complete step- I b.
Step-le is accomplished by the remaining SR and adder. This concludes step-I or a
single pass through the SVMM. In the next iteration we present the second bit of each

X, i.e.

x:, on the horizontal wires of the SVMM, to accomplish step-2 (a, b, and c).

Step-3 is performed in a similar manner. In summary, to obtain (one element) :Yj we
have to iterate nbitx times through the SVMM.
Computing the remaining elements of vector Y requires similar steps; but each

:Yj has an analog cell array that corresponds to the/h column of Min (6.7). The inputX
remains the same, and is still presented bit-serially as described earlier. The ADCs and
arithmetic/logic units are virtualized across all elements of Y.
In our hardware analysis, we assume a precision of nbitx = 8 for both X and M
This makes this architecture comparable to the digital FXP8 architecture. (The block
diagram of mixed-signal CMOS/CMOL will be similar to Figure 6-3, but blocks Bia
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and B2a are replaced with an equivalent SVMM - Figure 6-4(b)/(c).) The required
ADC resolution is 12 bits, corresponding to the actual size of M (specified in Table
5-1). We virtualize all the add operations in Figure 6-4(b) by using a single physical
adder.

6.3.2

Mixed-Signal CMOL Architecture
The mixed-signal CMOL nanogrid SVMM is shown in Figure 6-4(c). This is

similar to the mixed-signal CMOS SVMM shown in Figure 6-4(b), except that the
CMOS analog cell array is replaced with a CMOL nanogrid, and each cell is replaced
with an equivalent nanodevice, which functions as a binary switch. If the nanodevice
is ON, and the input

xt

on that particular horizontal nanowire is 1, then an "on"

current will flow in the corresponding vertical nano wire (shown by a vertical arrow
._. ). Each vertical nanowire accumulates some "on" current as shown in Figure 6-4(c).
The ADC then converts the current (or equivalent voltage) to a digital representation.
The specific functionality is the same as discussed earlier for the mixed-signal CMOS
SVMM and is not repeated here.
Storage for X requires special consideration; elements of X are written by
sequential memory access, but we need to read one bit from each X in parallel. We do
not go into details of how that can be done, but instead use a worst case consideration
that storage for Xhas extra routing/circuit overhead of around 50 % for this increased
functionality.
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Table 6-3: Major circuit components used in implementing a BM
Components

Digital CMOS
architecture
FXP
FLP LNS

Digital CMOL
architecture
FXP
FLP LNS

Mixed-signal
CMOS
architecture

Digital Adder
YYR
YYR
YYR
Digital Multiplier
YYR
YYR
YYR
Digital Divider
YR
YR
YR
y
y
Floating-Point Unit"
y
y
Log Num. sys. Unita
y
ADC
y
y
y
y
Memorv-SRAM
y
y
y
Memory - CMOL
y
Analog CID/DRAM Cell
CMOL nanogrid
a FPU and LNU internally comprise of traditional digital arithmetic/logic and memory components.
Y = component utilized for major operations.
YR = component utilized for range normalization operations.

Mixed-signal
CMOL
architecture

YYR
YR
YR
y

y
y

......

vJ
vJ
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PERFORMANCE/PRICE ANALYSIS AND RESULTS
Performance/Price Analysis
The circuit components used by the various architectures analyzed here are

summarized in Table 6-3. For each architecture, a basic dataflow block diagram
(Figure 6-2 and Figure 6-3) is generated from the computational components. The
performance• (speed) and price (area and power) are derived using the computational
requirements of the BM (Table 6-2), and the performance/price measures
corresponding to the circuit components that accomplish these computations. (The
detailed equations for deriving the performance/price of all architectures are given in
the Appendix of [32], and are not repeated here.)

• In accordance with our assumption of this being the evaluation of a baseline, the timing analysis for
the digital architectures assumes that most of the operations within each block are executed in a
sequential manner without any pipelining; however, some of the blocks are executing in parallel.
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Table 6-4: Performance/price measures for various circuit components
Component Area(= A) (mm2 )
Power (W)
Time (s)
SRAM

6xl0-7 Nb/2.85

CMOLMEM

1.803xl0-9 Nb

Dig. Adder

a0.64A

where, a= 0.1
8.974 X 10-IZ Nb

0.025x 10-9
1.72x10-9

1.2 x 10-2 a,2 N Iog 2 (N)
0.75 x I 0-9 a, logz (N)
0.04A
where, a,= 22/180
32 log 2 (32)
log 2 (32)

Dig.
Multiplier

l.2x 10-4 N(M + 1)
16(16+1)

1.7xl0-5 N(M +l)
16(16+1)

0.2xl0- 9 (N +M)
(16 + 16)

Dig. Divider

3.09a,2 N log 2 (N)
55 log 2 (55)

0.04A
~here, a, = 22/ 1200

160x 10-9 a,N /55

Analog CID/
DRAM Cell

3 .24 X 10-S a12

5 X 10-S a12

lxl0-5 a,

ADC- 12b

l 7.22a,2

0.033a,2
~here, a,= 90/1200

2x10- 7 a,

0.258a, 2

1.032 X 10-Z a1z

3a1 7.692 X 10-9

where, a, = 22/350

3a1 7.692 X 10-9

FPU
--Adder
--Multiplier
--Divider
LNU
--Adder
--Multiplier
--Divider

where, a,= 90/500

15a1 7.692 X 10-9

16.6a,2

0.355a,2
~here, a,= 22/1200

a,2.631xl0- 8
a,2.631xl0-8
a,2.631xl0- 8

N = number of bits in operand- I
M= number ofbits in operand-2, andN~ M
Nb= total number of bits in memory
a1 denotes technology scaling1c factor
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The performance/price values for traditional circuit components are adapted
from Table 3 in [1]. The performance/price measures for the remaining components
were obtained from the literature: FPU [123], LNU [124], ADC [125], divider [126],
and analog CID/DRAM cell [117]. All digital components are scaled1c to a
hypothetical 22 nm technology (as done in [1]), using first-order constant field
scaling1c rules [120]. To make the comparisons as realistic as possible, we chose the
22 nm as a likely process technology when nanogrids become commercially available.
Design of analog circuits below 90 nm is challenging [127], hence we conservatively
scale1c analog circuits to 90 nm. The performance/price for CMOL components is
based on the nanogrid analysis presented in [1]; the CMOL is scaled1c to Fnano = 3 nm
(with underlying CMOS at 22 nm). Performance/price measures of various
components are summarized in Table 6-4.
6.4.2

Performance/Price Results and Discussion
The hardware analysis results for the digital architectures are summarized in

Figure 6-5 through Figure 6-9, and for the mixed-signal architectures in Table 6-5.
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Figure 6-5: Area occupied by single BM: digital architectures.
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Figure 6-6: Power consumed by single BM: digital architectures.
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Figure 6-7: Time to update single BM: digital architectures.

In Figure 6-5, we see that the "Memory components" (MEM) dominate the
total area of the BM. This is a major advantage, especially when using CMOL
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memory, which 1s 100 times denser than CMOS memory (SRAM). For the
"Arithmetic/logic components" (ARL) we see that the FLP and LNS architectures
consume less area, as compared to the FXP8 - FXP32 architectures, since the FXP
architectures are not virtualized to the same extent. In addition, the FXP architectures
also had overhead for several range normalization circuits, which were also not
virtualized. But because memory dominates the area of a BM processor, this overhead
does not add much to the total cost. The ARL in the FLP architecture occupies less
area than the ARL in the LNS architecture.
10•.-~-~~-~~-----;====::::::::;--i
--e-- Dig. CMOS BMs
---e- Dig. CMOL BMs

10'

10'

10''-~-~~-~~-~-~~~
FXP4

FXPB FXP12 FXP16 FXP20 FXP24 FXP2B FXP32

FLP

LNS

Various Hardware Architectures

Figure 6-8: BMs implemented on one max-chip: digital architectures.
10'

-
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1--

Dig. CMOS BMs

---e- Dig. CMOL BMs

1
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-

~

~b

10'
FXP4

FXPB FXP12 FXP16 FXP20 FXP24 FXP2B FXP32

FLP

LNS

Various Hardware Architectures

Figure 6-9: Total power consumed by BMs on one max-chip: digital architectures.
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In Figure 6-6, we again see that MEM dominates the total power consumption
of the BM. CMOL MEM consumes 1000 times less power than CMOS MEM, but this
is somewhat misleading, since the power density of the hotspots in CMOL nanogrids *
could be as high as 200 W·cm- 2 (the maximum allowed by ITRS [99]). The SRAM has
much lower power density for obvious reasons. The ARL in the FXP architectures
consumes more power when compared to the ARL in the FLP and the LNS
architectures, for reasons stated earlier, this is not a serious problem. The ARL in the
FLP architecture consumes less power when compared to the ARL in LNS
architecture.
Figure 6- 7 shows the time required to update (execute the BPA) of a single
BM. As compared to the FLP and LNS architectures, the FXP architectures have
better performance. We assumed the range normalization overhead to obtain the
maximum accuracy in a system with FXP precision (as compared to a system with
FLP or LNS precision); our assumption did not affect the performance of the system.
The LNS architecture is faster than the FLP architecture, because the specific LNU
used here is 3 times faster than the FPU; in general, depending on the ratio of
multiplication/addition operations, LNU based architectures can perform 1.5 to 2.6
times faster than FPU based architectures [124], [128]. All CMOL architectures are
slower than the corresponding CMOS architectures by around 30 ms, which was
expected because CMOL nanogrids are slow [1]. For digital architectures in general,

• This highlights one of the problems with CMOL that it is primarily a resistive array with small, but
constant power drain for the entire array during read out.
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timing can be easily reduced by adding more ARL components for semi-parallel
functioning and by using multi-ported memories.
Figure 6-8 shows how many BMs we can fit in a maximum size chip of 858
mm2 (i.e. a max-chip), which corresponds to the maximum reticle lithographic field
size at 22 nm [1]. Because CMOL architectures are denser than CMOS architectures,
around 100 times more BMs can fit in the same area.
Figure 6-9 corresponds to Figure 6-8, and shows the power consumed by all
BMs residing in a max-chip; it assumes that all of these are concurrently active. The
CMOL chip consumes about 1/10 the power of the CMOS chip; though the CMOL
nanogrids have a higher power density.
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Area(mm2
Architecture
MEMa

ARLb

Table 6-5: C
f die:ital
and mixed ·!ii
-' ~Hill ilH: hitect
-~Single BM
Max-chi pc
Power(W1
Throughput
No.
Total
Time
Per Maxof
Power
(s)
chipr
MEM
Total
ARL
Total
BMs
(W)
(TPM)

Normalized
TPM

Digital
28.525 0.0048 28.529 1.82562 0.00028 1.82590 0.00790
30
54.78
3797
76
CMOSd
MixedSignal
282.06 1.5546 283.62 0.46599 0.00324 0.46923 0.05980
1.41
3
50
1
CMOSe
Digital
0.2443 0.0048 0.2491 0.00122 0.00028 0.00149 0.03627
3443
5.13
1897
94848
CMOLd
MixedSignal
0.0121 1.5581 1.5703 0.02127 0.00324 0.02450 0.00727
546
1505
75103
13.38
CMOLe
a MEM denotes memory components.
bARL denotes Arithmetic/logic components.
2
c Max-chip denotes a maximum reticle field chip size of 858 mm •
dPerformance/price corresponds to the digital CMOS/CMOL FXP8 architecture in Figure 6-5 to Figure 6-9.
e MS architectures externally represent data digitally, with 8 bit FXP precision.
rThroughput Per Max-chip (TPM) is measured as (Modules updated per second) per 858 mm2 area. In this Table, the TPM is derived by
dividing the "No. ofBMs" column by the "Time" column.

.....
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From Table 6-5, when companng digital CMOL to Mixed-Signal (MS)
CMOL, we were able to achieve the speed-up (i.e.

nbitx·tsvMM

< p·(tadd + tmu1t)) using

our virtualized SVMM technique. But the same is not true for the digital CMOS and
MS CMOS architectures. The MS CMOS architecture provides the worst
performance, with the highest price; only 3 BMs can fit one max-chip, which suggests
it is not a very scalable architecture. The digital CMOS and MS CMOL architectures
have approximately the same performance, but MS CMOL is less expensive, allowing
us to fit 18 times more BMs in one max-chip, at one-fourth the total power
consumption. Notice that the power density of a max-chip for all architectures is well
below the allowed 200 W-cm- 2 (for 22 nm CMOS/ 3 nm CMOL, according to ITRS

[99]).
In summary, the MS CMOL architecture, which consists of CMOL memory
and a MS nanogrid implementation of the VMM operation is clearly the most costeffective of the architecture options examined here, providing the best performance at
a reasonable price.
An important criterion for comparing various hardware architectures is the
"performance/price ratio", which measures the usefulness/efficiency of silicon area in
solving the problem (or set of problems) at hand. For the hardware implementations of
computational models, this criterion is defined as a "Module update rate per 858 mm2"
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or Throughput Per Max-chip (TPM) [1], [16]. Table 6-5 shows that the TPM for
digital CMOL architecture is 25 times the TPM of digital CMOS architecture; the
TPM for MS CMOL architecture is 20 times the TPM for digital CMOS architecture.
The TPM for a PC MATLAB implementation of BM is 33, and the TPM for BM
implementation on Cray XDI (supercomputer accelerated with FPGAs) is 2326
(derivedt from the throughputs reported in [43]). Hence, we see that the TPM of
CMOL based custom architectures is 32 to 40 times better than Cray XDI multiprocessor/multi-FPGA system.
The nanogrids in all CMOL architectures studied here were designed for a
worst case power density of 200 W·cm-2 (allowed by ITRS [99]) at hotspots. Hence,
all CMOL performance/price numbers correspond to that density. If the power density
budget were increased, then performance could be improved. For example, the time to
update a MS CMOL architecture based BM reduces to 0.00421s, if the power density
budget were doubled (by decreasing the "on" resistance of the nanodevice). So there is
a clear trade-off between power density and performance for CMOL nanogrids; the
same was also suggested in [ 1].

6.5

CONCLUSION

• The time component in TPM (for Part-B of the BM), considers the total time required to complete the
computations for all five equations of the BPA in a BM.
t This system has 864 AMD processors, and 150 FPGAs; the reported Nodes/sec is 2.25x10 6 for large
network of BMs. The TPM is derived by using (22/90) performance scaling factor for 22 nm
technology , and (1014x200 mm2 / 858 mm2) area factor; we assume each processor-chipset or FPGA
(with SRAM banks) will have an area of200 mm2 •
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The results suggest that implementation of (Part-B of the BM) Bayesian
inference framework/engine is going to be significantly memory dominated. We
conclude then that any enabling technology for large-scale Bayesian inference engines
will need very high density storage (with potential for inherent computations), and that
this storage needs to be accessed via high bandwidth, which limits the use of off-chip
storage. Hybrid nanotechnologies such as CMOL have emerged as a very useful
candidate for building such large-scale Bayesian inference engines.
We have shown how to effective use the CMOL hybrid nanotechnology as
memory, and as a mixed-signal computational structure, for implementing Bayesian
inference engines, which forms the core of many AI and machine learning techniques.
We have also proposed a novel use of a mixed-signal CMOL structure for
Vector-Matrix Multiplication (VMM), VMM being one of the most fundamental
operations used in many computational algorithms. This mixed-signal CMOL
structure provides speeds comparable to digital CMOS, which is due to the efficient
integration of storage and computation at the nanodevice/grid level.
For our particular application, we have shown that silicon real-estate is utilized
much more efficiently (at least 32 to 40 times better TPM

=speed per unit-area) in the

case of CMOL, as compared to, for example, a multi-processor/multi-FPGA system,
that uses CMOS technology. When compared to a single general-purpose
processor/PC, the TPM of CMOL based architectures is 2200 to 2800 times better. It
is obvious that CMOL is denser (and slow when used as memory), but what is not as
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obvious is that CMOL when used in mixed-signal mode can provide reasonable speedup. However, while using mixed-signal CMOL, external post-processing CMOS
components dominate the area, hence, their virtualization is a crucial constraint for
design and scalingNN.
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7.

HARDWARE ARCHITECTURES FOR PART-A OF BAYESIAN MEMORY
Note: In this Chapter, the term "BM" typically denotes only "Part-A of the

BM", unless explicitly stated otherwise. All Figures and Tables in this Chapter
correspond to only Part-A of the BM.

7.1

DEFINITION OF HARDWARE ARCHITECTURES FOR PART-A OF BM
All of the architectures (categorized according to Figure 5-3) studied here

implement the functions IED, MF, MUPD, and GC, which are described below. We
propose that these are the generic functions (also referred to as functional blocks) that
are necessary to accomplish the various operations (described in Section 3.4.2) within
Part-A of the BM.
•

Indirect Euclidean Distance (IED): This functional block performs the indirect
Euclidean distance comparison of the current vector CVi (or CBVwinner) with the
existing/other CB vectors, using the (input) distance to winner vectors DW(xi),
obtained from child BMs. The results are stored as vector d or DW(y).

•

Minimum Finder (MF): This functional block finds the minimum distance
value (min_d), and the corresponding winner index (winner), from the DW(y)
vector.

•

Update one element of CPT or M (MUPD): This functional block updates one
element of the matrix M, located at the indices winner(y) and winner(z).
(During actual implementation, a separate MUPD functional block may not be
necessary.)
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(GC):

This

functional
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calculates the

Gaussian/Exponential values for all elements of the DW(y) vector. The results
are stored as vector GDW(y).
The exact definition of any architecture depends on the particular
circuit/hardware components that are used to implement the above functions or
functional blocks of the BM. Table 7-1 summarizes the definitions of the (limited)
architecture space explored here, and provides an overview of how the arithmetic
operations and storage are implemented for those architectures.
The digital CMOS and digital CMOL architectures are almost identical, except
for the memory components. Digital CMOS architectures use SRAM, while digital
CMOL architectures use digital CMOL memory [l]. In addition, digital CMOS
architectures use traditional CMOS Content-Addressable Memory* (CAM) [129],
while digital CMOL architectures use a CAM in which only the memory part is
replaced with CMOL memory; the comparison part is traditional CMOS, because a 9T CMOS comparison cell cannot be replaced with an equivalent digital
nanodevice/nanocircuit. However, it is possible to build a mixed-signal CMOL CAM,
which is discussed later.

• A CAM can be conceptually divided into two parts: the comparison part, which performs parallel
matching/comparison of the input word with the stored words, and the memory part, which includes a
set of output words (corresponding to each matched input).
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. imp,
.
Table 71
. c1rcm·t componen t s used m
ementm2 a BM
- : Mator
Dig. CMOS
Dig. CMOL
MS
FXP
FLP
CMOS
LNS
FXP
FLP
LNS
,... ,
, ... ,
FXPAdder
... ,
.C4/
FXP Multiplier

......

FPU
LNU
ADC
DAC
Analog
Exp. Fune. Ckt.
Analog
Eucd. Fune. Ckt.
MemorySRAM
CMOLMEM
CMOLMEMl
Digital CMOS
CAM
Digital CMOS

...... ......

......,

...... ......

MS
CMOL

••

••

....
....

...

...

•
...
Ml,2,3,4

Ml,2,3,4

Ml,2,3,4

...

Ml,2,3,4
Ml,3,4

Ml,3,4

Ml,3,4

Ml,3,4

M2

M2

M2

M2

•

+

•

CMOLMemory
based CAM
MSCMOL
CAM

•

..

CMOL MEM means d1g1tal CMOL memory with only sequential access (cucular sh1ft-reg1ster based decoders).
CMOL MEMl means digital CMOL memory with random access (traditional decoders).
"'=IED
♦ = MUPD
•=MF
•=GC
•' means used for linear interpolation in the CAM (applicable for architectures with nh;, >8)
..,, means used for range normalization
M 1 means memory for codebook vectors (CBVi)
M 2 means memory for (input) distance to winner vectors (DW(x;))
M 3 means memory for (internal) distance to winner vectors (D W(y))
M 4 means memory for exponential values of distance GDW(y)

Functional Block
Indirect Euclidean
Distance (IED)
Min. Finder (MF)
Update one element of
CPT or M (MUPD)
Gaussian Calculation
(GC)

Ta ble 7-2: Compu t afIODS tiora BM
FLP
Memory
FLP
Exponential
Addition
Read

Memory
Write

FPU
used

3·ncsy·nc

0

3-ncsy·nc

ncsy

FPUl

ncnv

0

ncnv

ncnv

FPU2

1

0

1

1

FPUl

0

ncsy

ncsy

ncsy

FPUl
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Mixed-Signal

(MS)

architectures,

we

need to

implement the

nonlinear/analog functions (Euclidean distance and Gaussian function) using mixedsignal/analog components. For MS CMOS architectures, analog CMOS circuit
components are readily available to accomplish these functions [130], [131]. However,
these functions cannot be implemented in MS CMOL nanogrid structures (at least at
the current level of research in hybrid nanoelectronics) [132]; nanogrid structures are
more suitable for MS based multiply-accumulate or "inner-product" type of operations
[l]. The difficulty of mapping nonlinear/analog functions onto CMOL nanogrid like
structures could be a potential limitation in using them. In the future, scaling1c of
nanodevices will further aggravate this limitation [l]. At present, the analog CMOS
community is already facing similar problems, because its is getting increasingly
difficult to obtain deterministic analog functionality from lower nano-scale devices
[4], [98], [127], [133], [134]. It would be prudent to keep in mind that the MS CMOL
architectures (for part-A of the BM) studied in this Chapter are not able to extensively
leverage the benefits of CMOL structures, as compared to MS CMOL architectures
(for part-B of the BM) studied in Section 6.3.
Both the MS CMOS and MS CMOL architectures are externally digital
(similar to the MS architectures for Part-B of the BM; see Section 6.1 ), i.e.
communication is sequential/digital, and storage is also digital. Hence, the use of
analog circuit components, will require overhead components (DAC [l] and ADC
[125]) to convert the data from digital to analog and vice versa, which will negatively
impact both the performance and price for these architectures [l].
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Another issue related to the use of analog circuit components is the degree of
virtualization [6]. The narve notion is that N analog circuit components, operating in
parallel, will provide a significant performance gain, because the timing is not
proportional to O(N). But for large-scale modular systems, communication between
modules often ends up being sequential/digital [6], [26], [135]; for such a system, we
would require N DACs and ADCs, if we wish to leverage the parallelism of N analog
circuit components. Such an area/power overhead can never be justified if the outputs
from these parallel operations

are

going to

eventually be

communicated

sequentially/digitally. One possible exception to this is the IAED MS structures
similar to the SVMM in Figure 6-4, which store data digitally, but where the analog
computation is inherent in that structure; these structures do not require DACs, and the
output ADCs can be multiplexed, providing a reasonable performance gain. For the
MS CMOS and MS CMOL architectures studi_ed in this Chapter, in accordance with
our baseline criterion, we assume that four DACs, a single analog circuit component,
and a single ADC are virtualized for all operations; of course, this will negatively
impact the performance, but it does have the lowest/baseline cost.

7.2

7.2.1

DIGITAL CMOS AND CMOL HARDWARE ARCHITECTURES FOR BM

Floating-Point (FLP) Architecture and Logarithmic Number System
(LNS) Architecture
The FLP architecture uses a 32 bit single precision floating-point data format

[121]. The block diagram of the FLP architecture is shown in Figure 7-1. Blocks Bl,
B2, and B3, perform the functions IED, MF, and GC respectively. The block for
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MUPD is not shown, because it is fairly simple and only requires one addition
operation. Table 7-2 shows the arithmetic and memory computations required for the
various blocks in the BM. Two FPUs are assumed to be virtualized over all functions.
In general, for digital architectures, to save the cost of multiplier and/or
squaring circuits [136], distance calculation (within the IED block) is implemented as
Manhattan distance rather than Euclidean distance. Hence, all digital architectures
(FLP, LNS, and FXP) use Manhattan distance in the IED block.
We assume that the FPU has the capability to compute exponentials, which is
required for the Gaussian function within the GC block. As a worst case, we assume
that this added functionality in the FPU costs a 2x increase in its area and power, and
an exponential operation takes 1Ox the time of an addition operation.
The LNS architecture is similar to the FLP architecture, except that the FPU
has to be replaced with an LNU; the above discussion on the FPU architecture also
applies to LNS architecture.

Figure 7-1: Block diagram of digital FLP architecture.
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Fixed-Point (FXP) Architecture
The block diagram of the FXP architecture will be similar to the block

diagram (Figure 7-1) of the FLP architecture, except that in the FXP architecture, the
FPUs will be replaced with the appropriate digital FXP components, such as FXP
adder, multiplier, Lookup Table (LUT), etc. As discussed in Section 6.2.3, one needs
to take into consideration the number of bits of the intermediate results, and range
normalization. Only the operations within the IED block require extra circuit
components for range normalization (see Table 7-2).
The Gaussian function within the GC block is implemented as a LUT or CAM
[1]. We are studying FXP architectures with various levels of precision (nbit) ranging
from FXP4 to FXP32 (see Section 5.3). Corresponding to the different values that nbu
can take, we may need a LUT with a word length ranging from 4 to 32 bits. LUTs
with word lengths greater than 8 or 12 bits tend to be expensive in terms of area and
power [137]. Hence, as suggested in [137], for word (nbit > 8) lengths greater than 8
bits, we assume that the Gaussian function is implemented as a LUT restricted to the
most significant 8 bits, and the remaining lower bits are extrapolated linearly, using
digital FXP adder and multiplier.
For digital CMOS architectures the LUT is implemented as a traditional
CMOS CAM [129], but for digital CMOL architectures, the memory part of the CAM
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is replaced with digital CMOL memory, whereas the comparison part of the CAM
remains the same as in a CMOS CAM.

7.3

MIXED-SIGNAL CMOS AND CMOL HARDWARE ARCHITECTURES
FORBM

7.3.1

Mixed-Signal CMOS Architecture
The block diagram of the Mixed-signal (MS) CMOS architecture is similar to

the block diagram of the FLP architecture (Figure 7-1), except for the following:
•

Within the IED block, the distance calculation is done as Euclidean distance,
and is implemented using the analog CMOS circuit component proposed in
[130]. We require additional components for digital to analog conversion and
vice versa: four DACs corresponding to the CB vector length (nc = 4), and one
ADC.

•

Within the GC block, the Gaussian function is implemented using the analog
CMOS circuit component proposed in [131]. We require these additional
components for digital to analog conversion and vice versa: one DAC, and one
ADC.
The remaining blocks (MF and MUPD) are implemented in exactly the same

way as in digital FXP8 architectures. Also remember that, for both MS CMOS and
MS CMOL architectures, all functional blocks store and communicate data digitally
(FXP 8-bit precision).
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The MS CMOL architecture is very similar to the MS CMOS architecture,
except for the following:
•

Within the GC block, the Gaussian function is not implemented using the
analog CMOS circuit component proposed in [131]. Instead, it is implemented
as a LUT, similar to the digital FXP8 architectures (Section 7.2.2). We propose
a novel MS CMOL nanogrid based CAM to build such a LUT, as shown in
Figure 7-2. Because the MS architectures store data digitally (FXP 8-bit
precision), the LUT does not require any additional interpolation related circuit
components (discussed in Section 7.2.2).
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Figure 7-2: Mixed-signal CMOL nanogrid based CAM
(a) Comparison part of CAM. (b) Memory part of CAM.
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All the other blocks are implemented identically as in MS CMOS architecture.
For the IED block, an analog nanocircuit (or MS CMOL) component is not available
for calculating Euclidean distance; hence, the MS CMOL architecture depends on an
analog CMOS Euclidean distance circuit component to accomplish the same.
7.3.2.1 Mixed-Signal CMOL Nanogrid Based CAM

A MS CMOL nanogrid based CAM (or LUT) is shown in Figure 7-2. The
comparison part of the CAM (shown in Figure 7-2(a)) consists of two* CMOL
nanogrids. Each nanogrid, acts as an AND-plane, similar to a PLA [120]; the top
AND-plane compares the input word with the stored words, while the other compares
the inverted input word to the inverted stored words. Each vertical nanowire
accumulates some number of unit currents; each matching bit will generate a unit
current, and contribute towards the accumulated current. These accumulated currents
are then fed to an analog CMOS KWTA circuit component (in our case k = 1) [1]. A
KWTA circuit digitizes a set of analog outputs so that the K wires with the largest
output values are set to 1 and then remainder to 0. Only onet of the outputs, the
largest or closest match, from the KWTA circuit will be active, and will enable the
output word from the memory part of the CAM (shown in Figure 7-2(b)).

7.4

PERFORMANCE/PRICE ANALYSIS AND RESULTS

• The design does not have to be separated into two parts, it is here for expository purposes.
t The active output will correspond to the particular location where the input word exactly matched the
stored words, and the number of accumulated unit currents on that particular nanowire will be equal to
word length.
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The circuit components used by the various architectures analyzed in this
Chapter are summarized Table 7-1. For each architecture, a basic dataflow block
diagram is generated from these components. The performance (speed) and price (area
and power) are derived using the computational requirements of the BM (Table 7-2),
and the performance/price measures corresponding to the circuit components that
accomplish these computations.
The performance/price values for all components are summarized in Table 7-5
and Table 6-4. Most of these measures are adapted from Table 3 in [l]. An analog
CMOS Gaussian kernel circuit from [131] is used, as well as an analog CMOS
Euclidean distance circuit from [130]. As discussed in Section 6.4.1, all
performance/price numbers correspond to a hypothetical 22 nm digital CMOS, 3 nm
CMOL nanogrid features, and 90 nm analog CMOS technologies.

7.4.2

Performance/Price Results and Discussion
The hardware analysis results for the digital architectures are summarized in

Figure 7-3 through Figure 7-7, and the mixed-signal architectures in Table 7-3 and
Table 7-4.
In Figure 7-3, we see that "Memory components" (MEM) dominate the total
area of the BM, for both digital CMOS and CMOL architectures. This is a major
advantage, especially when using CMOL memory, which is around 100 times denser
than CMOS memory (SRAM). For digital CMOS FXP architectures, the area required
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by the (CMOS) CAM is at least 100 times smaller than area for CMOS MEM. For
digital CMOL FXP architectures, the area required by the (CMOL) CAM is only 3.5
to 5 times smaller than the area for CMOL MEM, because the comparison part of this
CAM is implemented in CMOS. From Figure 7-3 we can also verify that the area for
the CAM increases quickly from FXP4 to FXP8, but then remains constant after that,
because for FXP12 to FXP32 architectures, the CAM/LDT word length is the same
(fixed to 8-bits). For digital CMOL architectures, the relative gap between the area
corresponding to CMOL MEM and ARL decreases with increasing FXP precision.
In Figure 7-4, we see that MEM dominates the total power consumption for
the digital CMOS architectures. However, for the digital CMOL architectures, the
(CMOL) CAM dominates the total power, because the comparison part of the CAM is
digital CMOS, where the word matching occurs in parallel, consuming more power
[1], [129]. For digital CMOS architectures, the MEM (SRAM) consumes more power
as compared to the "Arithmetic/logic components" (ARL). However, for digital
CMOL architectures, the ARL consume more power than CMOL MEM.
Figure 7-5 shows the timings (trn0 ,tMF,tMUP0 ,tGc) related to the functions IED,
MF, MUPD, and GC respectively, for various digital architectures. For both digital
CMOS and CMOL architectures, the IED block is the slowest compared to the other
blocks. This was expected, because IED has a higher number of total computations
(see Table 7-2). The time consumed by the IED block for the digital CMOS FXP
architectures is lesser than the time consumed by the IED block for digital CMOS
FLP/LNS architectures for obvious reasons. However, the time consumed by the IED
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block for digital CMOL FXP architectures are almost comparable to that in digital
CMOL FLP/LNS architectures, because the total time is governed by the slower
read/write time of the CMOL memory, rather than the time related to ARL operations.
One can use the various time values given in Figure 7-5 to estimate the total
time for various training operations described in Section 3.4.2. For example, in a
hierarchical system (Figure 3-4) of BMs, a particular BM located at level nh in the
hierarchy (considering that bottom layer is nh = I), the time this particular BM takes to
compare all CB vectors with the current vector CV;, and find winner(y) would be
approximately (trno + tMF) ; and the time this particular BM takes to generate its own
DW(y) would be approximately nhUrno +tMF). The time required to generate the initial

probabilities A(xk,Y), that is, the evidence for layer-I BM would be approximately

Figure 7-6 shows how many digital BMs we can fit in a maximum reticle chip
size of 858 mm2 (i.e. a max-chip) at 22 nm technology [1]. Because CMOL
architectures are denser than CMOS architectures, we can fit around 100 to 7.5
(corresponding to the FXP4 through LNS) times more BMs in the same area. The
relative decrease in the density advantage of CMOL architectures over CMOS
architectures is due to the increasing ARL area relative to the CMOL MEM area
(within CMOL architectures).
Figure 7-7 corresponds to Figure 7-6, and shows the power consumed by all
BMs residing in a max-chip; it assumes that all BMs are concurrently active. In the
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range FXP8 to FXP32, CMOL architectures consume more power than CMOS
architectures, because the number of CMOL BMs that we can fit in a max-chip is
dependent on the density of the CMOL memory in the BM; however, the power (in
CMOL BMs) is governed by the CMOS based CAM and ARL of the BM.
From Table 7-3, we can see that for both the MS CMOS and MS CMOL
architectures, the ARL, which consists of DACs and ADCs, dominates the total area.
Considering only the CAM, the MS CMOL nanogrid based CAM (in the MS CMOL
architecture) is around 2.6 times denser than the digital CMOS CAM (in the digital
CMOS architecture), and is around 1.5 times denser than the CAM in the digital
CMOL architecture. However, these are not significant advantages, since significant
area is consumed by the (90 nm) analog CMOS KWTA circuit component used in the
MS CMOL CAM, and because we require two nanogrids for implementing the two
AND-planes of the comparison part of the CAM. One solution, not explored here, is to
replace the analog CMOS KWTA circuits with a set of CMOS inverters operating in
comparison/threshold mode, such as those used in ADCs and memory sense-amps.
Concerning the speed of the IED and GC blocks, the MS architectures are
slower than digital architectures, which was expected because the MS architectures
have the overhead of the digital to analog (and vice versa) conversions since we are
virtualizing (according to our baseline criterion) analog CMOS components for all
operations. The MS CMOL nanogrid based CAM (in the MS CMOL architecture) has
a 2.6x density advantage over CMOS CAM (in the digital CMOS architecture), but the
time for the GC function increases by 915x, due to the slow nanogrids.
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Table 7-4 shows the number of BMs that we can fit in a max-chip. The digital
CMOL architecture is the densest, allowing us to have the largest number of BMs in a
single max-chip. The MS CMOL architecture is not as dense, because the total area is
dominated by the (DAC and ADC) ARL. The same is true for the MS CMOS
architecture. The power density for the max-chip for all architectures is well below the
allowed 200 W·cm-2 (for 22 nm CMOS / 3 nm CMOL, according to ITRS [99]). Table
7-4 also shows the TPM; TPM* is an important criterion for comparing custom
hardware architectures, and is equivalent to the "performance over price ratio" [16].
The TPM for digital CMOS and digital CMOL architectures are higher than the TPM
for the MS architectures. The TPM for the digital CMOL architecture is 3.3 times the
TPM of digital CMOS architecture. According to the TPM criterion, the digital
CMOL architecture is the most cost-effective of the architecture options that were
examined.
The MS architectures investigated here were expected to have a lower
performance/price, since the analog circuit components were highly virtualized. The
computations did not allow us to leverage the inherent MS functionality of the CMOL
nanogrids (except for the MS CMOL CAM). And for the MS CMOS architecture, it
was not suitable to use the trick of combined storage/computation to implement the
Euclidean distance function, though such analog circuit components are available,
since the values (from the DW(xi)) used for the indirect Euclidean distance calculation

• The time component in TPM (for Part-A of the BM), considers the total time as the sum of the
individual time (given in Table 7-3) it takes for the IED, MF, MUPD, and GC blocks to complete their
operations.
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change with time/iteration, and hence, cannot be stored permanently on a floatinggate.
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Area(mm2)

-

'

-

--

'

Power(W)

Time (s)

Arch.
ARL

MEM

CAM

Total

ARL

MEM

CAM

IED

Total

Dig.
4
9.23x10·2 l.08x10·3 9.35x10·2 6.19x10·6 5.90x10·3 2.34x10·4 6.14x10·3
CMOS a l.55xl0
Dig.
4
4
4
l.71xl0·3 6.19xl0·6 4.49x10-o 2.07x10·4 2.18x10 4
CMOLa l.55xl0 9.03x10 6.50xl0
MS
2.2QxlQ•l 8.28x10·2
3.03xlQ" 1 7.85x10·3 5.29x10·3
l.31x10·2
CMOSb
MS
l.38xl0· 1 7.98x10 4 4.15x104 l.39xlQ•l 6.20x10· 3 3.97x10·6 2.24x10·6 6.21x10·3
CMOLb
a These are digital FXP8 architectures.
b These mixed-signal architectures externally represent data with digital FXP 8-bit precision.

-

-

-

Single BM
Arch.

MF

MUPD

GC

l.07x10· 5 l.14x10·6 2.79x10· 10 l.53x10·6
l.77x10 4

2.63x10·5 5.14x10-8

l.58x10 4

l.14x10·6 2.79xlQ·IO 1.24x10-4

2.99x10 4

2.63x10·5 5.14x10·8

2.79x10·5

1.40xlo-3

-

Max-chip (858 mm2)

Area
(mm2)

Power
(W)

Time a
(s)

No. ofBMs

Power
(W)

TPMb

Norm.
TPM

Dig. CMOS

9.35x10·2

6.14x10·3

l.07x10· 5

9.18xl03

56.39

8.58x10 8

195.78

Dig. CMOL

l.7lxl0·3

2.18xl0 4

l.77x10 4

5.02x105

109.31

2.84x10 9

647.98

MS CMOS

3.03xlQ" 1

l.31x10·2

l.58x10 4

2.83x10 3

37.19

l.78x10 7

4.07

MSCMOL

l.39xlQ•l

6.2lx10·3

l.4lxl0· 3

6.18x10 3

38.37

4.38x10 6

1.00

a This considers the total time for the IED, MF, MUPD, and GC functions.
b In this Table, the TPM is derived by dividing the "No. ofBMs" column by the "Time" column.
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I . tior various circm·t componen t s
Tabl e 7-5 : Per tiormancerpnce
Component
CMOLMEM
CMOLMEMl
CMOLMEM2

Area (=A)
(mm2)
9

1.803 x 10- Nb

Power(W)
12

8.974 x 10- Nb

1.3(1.803 x 10-9 Nb) l.3(8.974x 10- 12 Nb)
9

12

Time (s)
1.72 x10-9
1.8(1.72 X 10-9 )

l.803xl0- Nb

8.974 X 10- Nb

256(9.32 X 10-I I)+ J.72 X 10-9

ADC-8b

17 .22a,2 (8 /12)

0.033a,2 (8 I 12)
where, a,= 90/1200

2 X 10-? a1 (8/12)

DAC-8b

I.8a,2(8/IO)

0.15a,2 (8 /10)
where, a, = 90/800

8x10-9 a,(8/10)

AnalogKWTA

1.25 x 10-5 a,2 Ne

2.5x10- 8 a,2Nc
where, a, = 90/250

900x 10-9 a1

Analog Euclidean
2x10-4 a,2
6.08 x 10-3 a, 2
400x 10-9 a,
Distance Cell
where, a,= 9011500
Analog Gauss
7.5x10- 5 a,2
9.447xl0- 3 a,2
400 X 10-9 a1
Function Cell
where, a, = 90/2000
FPU
3a, 7 .692 x 10-9
--Adder
2(1.032 X 10-2 a,2)
3a, 7 .692 x 10-9
2(0.258a,2)
--Multiplier
where, a, = 22/350
15a, 7.692 x 10-9
--Divider
30a, 7 .692 x 10-9
--Exponential
LNU
a1 2.631x10- 8
--Adder
2(0.355a,2)
a1 2.631 X 10-S
2(16.6a,2)
--Multiplier
where, a,= 22/1200
a, 2.631 x 10-8
--Divider
!Oa,2.631xl0-8
--Exponential
Ne = number of values that are going to be compared.
Nb= total number of bits in memory.
CMOL MEM means digital CMOL memory with sequential access (circular shiftregister based decoders).
CMOL MEMl means digital CMOL memory with random access (traditional
decoders); note the additional performance/price cost to do that in the Table.
CMOL MEM2 means a CMOL MEM that is being used in a random access. This
is valid only for matrix M. In Part-B of the BM, M is assumed to be (sequential
access) CMOL MEM, but for the MUPD function, we need to access a random
location ofM. We assumed an additional time cost for this particular operation.
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8.

PROSPECTIVE ARCHITECTURES FOR BM AND SCALING ESTIMATES
FOR BM BASED CORTEX-SCALE SYSTEM
Note: In this Chapter the term "BM" denotes a complete BM with both Part-A

and Part-B.
Chapters 6 and 7 separately analyzed the hardware implementations of Part-B
of the BM, and Part-A of the BM, respectively. In this Chapter, we summarize the
prospective architectures for the BM (i.e. Part-A and Part-B integrated into a single
unit). We select two architectures with the highest TPM (for Part-B) from Table 6-5,
which are digital CMOL and MS CMOL architectures, and two architectures with the
highest TPM (for Part-A) from Table 7-4, which are digital CMOS and digital CMOL.
Hence there are four prospective architectures for the BM, as shown in Table 8-1. In
Table 8-1, the total area, power, and time*, for a single BM, are derived as the
summation of those quantities from Table 6-5 and Table 7-4.
The total area of the BM is dominated by Part-B. For example, one could first
compare the "No. ofBMs" in a max-chip in Table 6-5 and Table 7-4 (considering only
the two best architectures in each table). Then, one could compare the "No. of BMs"
in a max-chip in Table 6-5 and Table 8-1, and see that the numbers in Table 8-1 are
close those in Table 6-5. In Table 8-1, for the area and time for a single BM, we have
shown the dominating part in brackets (example (B)) alongside the actual values. For

• Summing the timing from Part-A and Part-Bis not technically relevant; it has been done only for the
purposes of guidance.
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all prospective architectures, the final TPM is dominated by Part-B of the BM. This
was expected, since Bayesian inference is both computation and memory intensive.
From our results we can conclude that Part-B of the BM (i.e. the inference
framework) dominates the overall hardware requirements and performance/price of
the BM. However, one should keep in mind that, for Part-A of the BM (related to
learning CBs, CPT, etc) we assumed a very basic/baseline learning technique, and this
may be one reason why Part-A of the BM is not as memory/computation intensive as
compared to Part-B of the BM.
From Table 8-1, we can see that the proposed architecture no. 3, with digital
CMOL (Part-A) and digital CMOL (Part-B) has the highest normalized TPM.
However, for the most part the "Norm. TPM" for all the proposed architectures seem
to be comparable, with no particular architecture being significantly more costeffective than the others. However, when considering the defects that commonly occur
in CMOL, it would be more difficult to handle defects/faults in a MS nanogrid
structure, as compared to a digital CMOL memory, and hence, digital designs may
dominate, at least until CMOL technology matures.
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Table 8-1: Prospective architectures and their performance/price for BM
Proposed
Design

BM - Type of Architecture

Single BM

Max-chip (858 mnl)

Part-A of BM

Part-B of BM

Area

Power
(W)

Time•
(s)

No.of
BMs

Power

(mm2)

1

Dig. CMOS

Dig. CMOL

0.3426 (B)

7.65x10-3

3.63xl0-2 (B)

2504

2

Dig.CMOS

MSCMOL

1.6637 (B)

3.07xl0-2

7.28x10·3 (B)

3

Dig. CMOL

Dig.CMOL

0.2508 (B)

1.72xl0-3

4

Dig. CMOL

MSCMOL

1.5719 (B)

2.47xl0-2

TPM

Norm.
TPM

19.1

69028

1.00

515

15.8

70934

1.03

3.64xl0-2 (B)

3420

5.87

93861

1.36

7.45xl0-3 (B)

545

13.5

73298

1.06

(W)

• Time denotes the sum of the particular times from Part-A and Part-B of the BM.
Table 8-2: Scaling estimates for BM based human cortex-scale system
Proposed
Design

Synapses in
single BM

Scaling factor
(to match 1.6x 10 14
synapses in human
cortex)

Artificial Cortex
Area
(mm2)

Norm. Area•

Power
(W)

Power
Density
(Wmm-2)

Norm.
TPM

1

32816384

4875613

1.67xl06

6.96

3.73xl04

2.23xl0-2

1.00

2

32816384

4875613

8.llxl06

33.80

1.49xl05

l.84xlo-2

1.03

3

32816384

4875613

1.22xl06

5.10

8.37xl03

6.85xl0-3

1.36

4

32816384

4875613

7.66xl06

31.93

1.21x105

1.57xl0-2

1.06

• Artificial cortex area is normalized by the actual cortex area 2.4xl05 mm2.
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Table 8-2 summarizes the scalingNN estimates for implementing a BM based
human cortex-scale system. These are based on the assumption that a single BM
(specified according to Table 5-1) is equivalent to approximately 36868 artificial
neurons and 32816384 (artificial) synapses (see Section 3.5). This approximation is
intended only as a crude scalingNN estimate, and no claims regarding cortical-like
functionality and/or structure are intended here. To build a human cortex-scale system
one requires 1.6x10 14 synapses, so we need approximately 4875613 BMs (this is the
scalingNN factor). Our BM implementation was dominated by memory, and memory
signifies weights/synapses. Hence, we use the number of synapses as a criterion for
scalingNN, rather than number of neurons. After scalingNN up to the appropriate
numbers, we are finally interested in the comparison of the area for the hardware
implementation of the BM based cortex-scale system, to the actual area of the cortex.
In Table 8-2, the column labeled "Norm. Area" shows the final scalingNN estimates;
we can see that the hardware area required to implement the BM based cortex-scale
system is approximately 5.1 to 33.8 times that of the actual area of the cortex. From
this we can conclude and/or claim that the architectures which can leverage the high
density storage/computation benefits of hybrid nanotechnology - CMOL, are
approaching biological densities (similar to the claims by Likharev [99]), though we
are not there yet (and we are a very long way from functional parity). Also, the power
density for such systems is less than the allowed 200 W-cm· 2 (22 nm CMOS / 3 nm
CMOL according to ITRS [99]).
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9.

CORTEX-SCALE SPIKING NEURAL SYSTEM: A HARDWARE DESIGN
SPACE EXPLORATION

9.1

CAVEATS
To understand the focus of this particular Chapter, we first need to revisit the

discussion regarding the levels of abstraction related to biological intelligence shown
in Figure 2-2. As discussed in Section 2.2, BICMs (including our BM) are at an
intermediate level of abstraction. It may be possible to show that parts of the BM, such
as the inference framework (Part-B of the BM) can have a lower level more neural like
structure as proposed by George and Hawkins [51]. However given the current level
of neuroscience research, it is difficult to show a comprehensive mapping of BICMs to
biological spiking neural networks. For example, George and Hawkins, have not yet
proposed a spiking neural network equivalent of the GHM [22]. And even if they do, it
will most likely be an "artificial" spiking neural network that is still an abstraction of
real neural circuits and will most likely deviate from detailed biological function. In
fact, the same can be said about other BICMs. Though it is important to recognize that
considerable research has been done on Bayesian inference using spiking neural
networks. The preliminary studies [71], [72], [70], [69], show how spiking neural
networks can perform hierarchical Bayesian inference, similar to hidden Markov
models. However, none of this work implies a direct mapping of (part-B of the BM)
Pearl's BPA [93]. In addition, it is not clear as to how the concepts, such as layer by
layer training, and hierarchical index-based CB formation, proposed by George and
Hawkins [22] for Part-A of the BM, will map easily onto biological-like spiking
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neural networks. A recent publication [138] by George and Hawkins, makes an
attempt to map the HTM model to anatomical subcircuits of the cortex, however, its
does not address the mapping to the biological spiking neural networks. In [138],
George and Hawkins also present an interesting excerpt from Hegde and Felleman's
review - "Bayesian framework is not yet a neural model. [The Bayesian] framework
currently helps explain the computations that underlie various brain functions, but not
how the brain implements these computations". Consequently, in this Chapter, issues,

such as how to comprehensively map the BM/BICM to a (biological) neural-level of
abstraction are not addressed. Though a number of groups, including ours, are doing
research in this area.
Given those caveats, we now totally shift our focus from the implementation
of BM/BICMs at an intermediate-level of abstraction to a lower, more neural-like
level of abstraction that is based on spiking neural models. This analysis is done
independently* of the analyses done for the higher-levels of abstractions.
Consequently, we refrain from using the term BM, instead, we use the term Processing
Node (PN), which is actually a hardware module that emulates a given number of
spiking neurons and synapses. A PN does not necessarily represent any higher-level
abstract functionality. And the only relation or mapping between a BM/BICM and a
PN is in terms of the number of "abstract" spiking neurons and synapses one might

• Nature has its own way of building the cortex using the constituent parts (spiking neurons, synapses,
etc). Hence, no matter what mathematical/computational models neuro/cognitive scientists propose to
approximate cortex, if the goal is to do a cortex-scale neural emulation, then eventually, all these
proposed computational models will have to converge onto a unique cortex-scale neural model.
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use to implement a BM/BICM. A PN could emulate several BMs, or a BM can be
emulated by several parallel PNs. Consequently, the hardware analysis and the results
in this Chapter may be applicable to many BICMs, as long as these BICMs are
eventually mapped to the same neural-level of abstraction assumed here.

9.2

INTRODUCTION
A number of ANN researchers have returned to neuroscience in search for

inspiration for complex and capable models in biology. In fact, some claim that only
(highly detailed) neural-levels of abstraction is the only way to tackle the problem of
"reverse engineering the brain" [9]. Markram [24], for example, who leads the "Blue
Brain Project", says that "emergent cognitive properties" will only be possible when
we simulate large-scale neural networks with very high degree of biological detail.
However, given that complexity, Markram's implementation of a single cortical
column of rat cortex requires a BlueGene/L supercomputer to emulate only 104
neurons.
Many groups that support the bottom-up approach to AI, and are studying
large-scale hardware/software implementations of networks inspired by neuroscience,
in an attempt to obtain a better understanding of the "high-level computational
principles of the cortex" [7], [24], [19], [139]. In addition, they claim that, such largescale implementation platforms allow the testing of certain hypotheses related to
network based cortical theories [7], [28], [26].
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In Section 1.1, it was pointed out that two potential solutions to several of the
challenges that the semiconductor industry is facing are: 1) use of hybrid
nanotechnologies and application-specific nanoarchitectures, and 2) the hardware
architectures for the computational models from the intelligent computing domain.
As a result, the hardware implementation of large-scale neural networks is an
excellent candidate application for the high density computation and storage possible
with current and emerging semiconductor technologies [ 17]. In addition, such
technologies may lead to new "computing paradigms", as we learn more about the
operation of basic neural circuits [7].
Within the general area of silicon architectures for emulating these models, in
this Chapter we investigate the performance/price trade-offs for various silicon
implementations of a human cortex-scale spiking neural system. Part of the motivation
for this final Chapter is that the field of neuromorphic hardware has, so far,
concentrated only on a limited region of the design/virtualization spectrum (Figure
2-8), that is, primarily the end-points of the virtualization spectrum, as discussed
below. In this Chapter we hope to motivate a wider range of analysis in exploring
architectural trade-offs across the spectrum. Among other things, the massive
parallelism, asynchrony, and fundamental low precision of these models are especially
unique and open up a much wider range of implementation/architectural trade-offs
than one typically has with more traditional computational models.
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This Chapter also highlights some important issues related to large-scale
implementation of these models and the complex relationships between analog,
mixed-signal, and digital implementations as well as between standard CMOS and
promising nano-scale devices, such as nanogrid structures like CMOL [12]. Another
important issue that is addressed through this Chapter, is the basic cost-performance
trade-offs possible in creating implementations for more neural like models versus
those of more highly abstracted building blocks (BICM), such as the BM, as we saw in
Chapter 8.
Neural models are massively parallel so there is a wider range of virtualization
possible, much more so than with traditional computational models [1]. However,
since it promises the highest performance, one would think that we should use a direct
implementation, where the models (algorithms) are hardwired directly into silicon
with little or no virtualization [1]. Depending on the dynamic behavior of the models,
it is possible for much of the hardware to be idle most of the time [1]. Consequently,
factors such as differential hardware costs and the dynamic behavior of the models
have a significant impact on the virtualization "sweet spot".
It has been shown that even with connectivity patterns that are much sparser

than cerebral cortex, the use of dedicated metal lines for each connection quickly
overwhelms the available connection resources in a typical silicon process [96].
Consequently the analog-VLSI (aVLSI) neuromorphic engineering community, which
relies extensively on direct analog computation, uses multiplexed communication in
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the form of the Address Event Representation (AER) [97], [26]. It has also been
shown that for long-range connections, storing addresses in a RAM is more efficient
then dedicating a metal line to each connection [96], and it also allows connections to
be more easily modified.
In our quest to create platforms for implementing various aspects of intelligent
computing, the question posed by the work presented here is whether other aspects of
the computational model can also be multiplexed to improve performance/price. To
begin to answer this question, this Chapter presents an architectural space explorationt
for a certain family of massively parallel spiking neural models. That is, where, given
a certain set of hardware capabilities, and a neural model that has a certain structure
and computations associated with it, including a particular set of dynamic
characteristics, we are looking for a reasonably close to optimal, but not necessarily
optimal, hardware configuration, and where that configuration lies on the
virtualization spectrum. We are not, incidentally, using the term "optimal" since it is
difficult to prove hardware implementations to be optimal - consequently we use the
term "sweet spot."
Before presenting our analysis, there are some caveats:

• According to AER, an output spike of a particular neuron is represented as an event consisting of two
numbers: the address of this particular neuron, and the time when the spike occurred at this particular
neuron. For example, if neuron number 125, fires a spike at time 200ms, then the event is represented as
(125,200).
t This Chapter also presents an opportunity to reuse the methodology (given in Section 5.1), as well as
some of the basic analysis techniques used so far in Chapter 6 and Chapter 7.
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• Our neural model is not special, we assumed that it was reasonably corticallike and/or biological, but many assumptions can probably be questioned; And
some of these assumptions and results may not be applicable to "front end"
vision processing models of the visual cortex, where activation may be less
sparse, and communication is more local [4].
•

Our hardware assumptions are not special, we made reasonable assumptions
about currently existing, or relatively near-term projected CMOS and the
existence of a reasonably implementable CMOL-like nanogrid structure.

•

The specific architectural results of the analysis only hold for the specific
neural model and hardware assumptions that were made -

different

assumptions will change the results and the location of the sweet spot on the
virtualization spectrum. The analysis and the results are intended to be for
example purposes; the results are only ballpark estimates, and should not be
considered as a comprehensive judgment.
•

The goal of this final Chapter* is to revisit the concept of virtualization, and
then do an architectural analysis based on that concept. Our hope is that this
type of work will be useful across a broader selection of models and hardware
structures. As far as we know, there has been no discussion of such trade-offs

• The work done in this Chapter was supported in part by the DARPA SyNAPSE program. Our work
fits very well to the long-term goals of this program, and incidentally was undertaken at the right time.
The goal of the SyNAPSE program is to build (mouse and cat) cortex-scale hybrid CMOS/nano
hardware systems. In fact, through this program, for the very first time, researchers will attempt to put
together all the various circuit components ofCMOL, and fabricate a CMOL prototype.
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in this design space and no similar study of the hardware implementation of
biologically inspired models that covers such a broad range of hardware
implementation options. What has been more common were proposals for
hardware structures for emulating specific neural circuits at various levels of
abstraction. But none of these proposals included the kind of scalingNN analysis
proposed here. We also believe that more analyses such as these are needed to
guide research in models, hardware structures, and architecture.
As computational models and nano-scale computing structures evolve, this
kind of analysis should be redone ( as a part of future work) on a regular basis to factor
such developments into our analysis.

9.3

VIRTUALIZATION
The concept of virtualization was already discussed in Section 2.8.1, but it is

revisited here from the perspective of neural models, and their implementation.
9.3.1

A Simple Example of Virtualization
An important issue in implementing biologically inspired models in silicon is

the degree of virtualization utilized by the underlying hardware. Virtualization is
defined as "the degree of time-multiplexing of the 'components' of computation and
communication via hardware resources" [1], [27].
A simple example to demonstrate the concept is shown in Figure 9-1. Assume
that the goal is to architect a hardware system for emulating 100 neurons. Assume a
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simple model for the neuron given by Y; (t) = L wiJeiJ (t - t1 ) , where Y; is the output of
VJ

neuron i, ey(t-t) is the postsynaptic potential at inputj, and w!i is the synaptic weight
linking inputj to neuron i.
The basic arithmetic operations in this model are multiplication and addition
(sometimes referred to as multiply-accumulate). When implementing these operations
in digital hardware, one digital adder and one digital multiplier would be required,
which we refer to as a Multiply-Accumulate Component (MAC). A somewhat naive
implementation would be one where each neuron will require one MAC, resulting in a
total of 100 such MACs, as shown in Figure 9-l(b). For explanatory purposes this is
assumed to be a minimally virtualized implementation, an absolute minimum
virtualization implementation would actually have a multiplier at each synapse and an
accumulator at each branch in the dendritic tree. And, in fact, using this minimal
configuration with an analog data representation forms the basis of many
neuromorphic hardware implementations [140]. The minimal implementation shown
in Figure 9-1 (b) is the fastest, of the three configurations shown in Figure 9-1, but is
also the most expensive in terms of area.
If we have limited hardware resources available, for example only one MAC
unit, then we will need to time-multiplex this unit across all 100 neurons, as shown in
Figure 9-1 (c). This is the maximum virtualization implementation. It is the slowest,
but it is also the cheapest in terms of silicon area, though the storage area for each
synaptic weight remains the same. Now consider Figure 9-l(d), where we have four
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MACs available. In this case, each MAC can be used to implement 25 neurons. This
(intermediate virtualization) implementation is still slower than the one in Figure
9-l(b), but is faster than the one in Figure 9-l(c); this implementation consumes less
silicon area as compared to one in Figure 9-1 (b), but more silicon area as compared to
Figure 9-1 (c). Hence, as the degree of virtualization for the hardware implementations
1s varied by changing the

available/assigned hardware

resources,
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Figure 9-1: A simple example showing the virtualization of hardware resources.
(a) Set of 100 neurons that are being implemented in hardware. (b) Implementation with minimum
virtualization of hardware resources. (c) Implementation with maximum virtualization of limited
hardware resources (d) Implementation with an intermediate degree of virtualization of limited
hardware resources.
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If we assume the computational model to be a pulse based (spiking) model
with distinct temporal characteristics, then the performance/price characteristics of the
three configurations become dependent on this behavior. We now assume different
percentages of activity (spikes) that occur at the inputs of the neurons. If there is high
activity at the neurons' inputs, then the hardware components in Figure 9-l(b) will
always be busy executing the related operations. To better understand the trade-offs
involved we define the Hardware Utilization Efficiency (HUE) as the ratio of the total
time the hardware components are busy executing, to the sum of the total time the
hardware components are sitting idle and the total time the hardware components are
busy executing. Then for Figure 9-l(b), in the case of high input-activity, the HUE
will be high.
However, in a more biological model, where the input-activity for the neurons
is sparse (on average 1% [19]), the input-activity on each neuron is distributed in the
range of very-low or zero input-activity to high input-activity; with average activity
being 1%. As a result, the hardware components (respective to those neurons) would
either be sitting idle, be somewhat utilized, or be continuously utilized. In that case for
Figure 9-1 (b), and sparse input-activity, the HUE will be low. But, for the
implementations in Figure 9-l(c) and (d), even for sparse input-activity, the HUE will
be high, simply because there is less hardware to start with, and it is neither sitting idle
nor underutilized.
In addition to the hardware performance/price trade-offs, virtualization allows
us to study other important aspects of hardware implementation, such as the efficiency
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with which the silicon real-estate is being utilized in solving a given task [4], [16]. In
addition, it has a major effect on power, which is becoming a more serious concern
than the silicon area required to implement the architecture.
Sharing hardware resources by many independent threads are common in the
computer industry, since hardware architects have, over the years, made extensive use
of the dynamics of the computations they execute to squeeze significant hardware
efficiencies from computer architectures. However, similar analyses have not been
done extensively in the realm of biologically inspired computation.
9.3.2

Concept of C-graph and P-graph
To understand the mapping of computational models to physical hardware and

how the various components of the models are emulated, we present a more formal
conceptualization of virtualization. We use two graphs to define virtualization more
precisely, the C-graph ("connection graph") and the P-graph ("physical graph") [135],
[96]. Almost all neuro-computational models can be represented as a directed graph
( C-graph ); where the vertices represent neurons or similar algorithmic modules, and

the edges represent the computational dependencies or connectivity between them
[96]. Figure 9-2(a) shows an example C-graph.
The physical hardware resources available to emulate/implement the
computational model are represented using a similar directed graph (P-graph), as
shown in Figure 9-2(b); where the vertices are hardware Processing Nodes (PNs)
consisting of arithmetic/logic and memory components, and the edges represent the
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physical communication paths between them [96]. In a computer cluster the P-graph
is the physical network of processors and their interconnect [135]. Here we define a
"Processing Node" very broadly; it could be a complete CPU or a simple analog
circuit, such as a Gilbert Multiplier, that performs some computation.
The mapping of a particular C-graph to the available P-graph involves
"partitioning" and then placing and routing the C-graph. The result is that each vertex
of the C-graph is assigned to a single, not necessarily unique, vertex in the P-graph
[96], [135]. Depending on the complexity of each C-graph node, it is possible to
spread one node over several P-graph nodes. However, here we assume simple Cgraph nodes and so one or more C-graph nodes are mapped to each P-graph node.

When multiple C-graph nodes are mapped to a single P-graph node, the edges
connecting those C-graph nodes are emulated internally by the P-graph node.

(a)

(b)

(c)

Figure 9-2: P-graph and C-graph representations
(a) C-graph. (b) P-graph with all available resources. (c) P-graph after mapping the particular C-graph
onto it. (Derived from Figure 2.5 in [135].)

For connected C-graph nodes that are mapped to each P-graph node, each
edge is directly/indirectly mapped to the edges in the P-graph. Figure 9-2(c) shows a
specific example of mapping Figure 9-2(a) onto Figure 9-2(b). More details about the
considerations/criteria used for such mapping are given in [135]. Both graphs (Figure
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9-2( a) and (c)), in essence, show the structure of the "data flow" in the model and in
the hardware [135].
The degree of virtualization is roughly the "amount" of multiplexing of
physical resources of the P-graph needed to accomplish the computations and
intermediate result communication indicated by the C-graph. Multiplexing implies
several C-graph nodes mapped onto a single physical Processing Node of the P-graph,
and/or multiple C-graph edges mapped into a single P-graph edge. At one end of the
spectrum is a single fast processor (a P-graph of one node) emulating the entire Cgraph (maximum virtualization). At the other end of the virtualization spectrum, the
C-graph is implemented intact on an identical P-graph - the algorithm is wired

directly into hardware, there is no virtualization. An exhaustive discussion on Cgraph, P-graphs, and their mappings can be found in [135].

9.3.3

Hardware Virtualization Spectrum
When studying. various designs/architectures for implementing neural models,

one of the most important decisions, which has a significant impact on the
performance/price of the implementation, is the degree of "virtualization" used in the
hardware mapping [32].
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programming
flexibility

non-flexilibity
max. resource multiplexing
sequential implementation
coarse-grained
general purpose

,c
,c
,c

minimum resource multiplexing
max. structural parallelism
►
fine-grained
►
specific purpose
►

Figure 9-3: Hardware virtualization spectrum.
(Adapted from [32], © IEEE 2003). The numbered boxes correspond to various hardware design
options, and are referred to as region-I through region-8.

In addition, the concept of virtualization implies an "architecture assessment
methodology" for studying a range of hardware implementations and the various
trade-offs involved in implementing neural computational models [32]. A description
of this methodology can be found in Section 5.1. Such trade-offs encompass
computations, communication, multiplexing, programmable vs. non-programmable,
sequential vs. parallel, general purpose vs. application-specific, fine-grained vs.
coarse-grained, data precision, and the timing of all operations. In fact, virtualization
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has a much broader usage than simple "time-multiplexing", allowing us to think about
all the various dimensions of the architecture space.
Since neural models consist of fine grained networks, very fine-grained
parallel implementation is generally possible, providing a wide range of
implementation options. The use of virtualization allows us to study design trade-offs
over this range [32]. Though not discussed here, it has been shown elsewhere [l] that,
because of network dynamics, fine-grained hardware implementations may not always
have the best performance/price.
A typical "hardware virtualization spectrum" for the kinds of neural models
we are studying is shown in Figure 9-3. It is essentially a software and hardware
design space for implementing massively parallel algorithms [l]. As we move from
left to right, the time-multiplexing of hardware resources decreases and parallelism
increases. And as we move from top to bottom, the programmability, i.e., the ability to
reconfigure hardware varies from flexible to non-flexible [l]. "Flexible" is a
subjective term, and is not formally defined here. We use it to represent the kinds of
"programmability" that is generally possible with more highly multiplexed hardware.
The right bottom comer represents a design in which the algorithm is directly
mapped into the silicon, such as the analog designs/architectures in region-8. Finegrained analog designs achieve maximum parallelism and performance, but have
minimum virtualization, and minimum flexibility [1]. Moreover, depending on the
dynamics of the model/network, such a design could be inefficient with large amounts
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of hardware sitting idle most of the time [ 1]. Previous work has shown that, with many
possible future hardware technologies, only semi-virtualized hardware designs
(region-5 to region-7) will seal~ well [1]. It should be noted that efficiency, as an
end in itself, is not our only goal, since if hardware utilizes very low power, some
inefficiency may be acceptable.
Most of the neural system implementations are hybrid hardware/software
designs, which fall into region-I and region-3. Designs from region-3 may not seal~
well as compared to ASIC designs from region-5 through region-7, particularly in
terms of area and volume [19], while computational resources and timing are the
limiting factors in scalingNN the designs from region-I, region-2 and region-4. Analog
designs from region-8, are fully parallel at the computational level, however, because
of the expense* of metal lines and the huge bandwidth discrepancy between metals
wires and axons. For this reason, even in analog designs, intermediate and long-range
communication tends to be digital and multiplexed [26], [97], [96]. So virtualization of
communication resources is generally assumed by analog designs when scalingNN to
very large systems [26], [96].

• Consider the following simplified example, to demonstrate the total area of the metal wires, when each
connection is implemented using a unique metal wire. Based on Table 9-2, for analog CMOS design,
each PN is roughly 858 mm2 , and there are a total of3xl05 PNs. These PNs are arranged in a 2D array.
The number of PNs along each dimension of the array would be approx. 547 = (3xl05)°"5 • Each PN
receives approx. 352xl06 inter-cortical connections, from a maximum distance of (dhc/144) • (858) o.s
mm. Hence the total area of all metal wires (connections) per PN would be l.58xl0 6 mm2• The final
area of all metal wires (connections), for all PNs, would be 4.74xl0 11 mm2 (=l.58xl06 • 3xl05). This
was assuming straight wires, but when we account for the actual 2D layout of the PNs, the relation is
O(N2) or even worse, hence, the final area for metal wire based connections would be 2.25xl0 23 mm2 •
This example clearly shows that hardwiring all connections using metal lines, and without any
multiplexing, is not a feasible solution.
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For most neural models and algorithms, the designs in region-5 through
region-7 are generally left unexplored, or at best studied by only a few ([29], [ 1],
[27]), and hence, these are the regions that warrant further investigation.
Most of the work on spiking neural models can be categorized according to the
hardware virtualization spectrum, [ 141] has a survey of existing work. The work by
Modha et al. [7] is the state-of-the-art implementation of (rat) cortex-scale spiking
neural networks in region-3. The work by Meier et al. [26] is the state-of-the-art
(wafer-scale) implementation of large-scale spiking neural networks in region-8;
though some caveats are: synaptic weights are stored digitally in SRAM, and part of
the communication is digital and multiplexed [26].

9.4

NEURALMODEL
In this Section we present the basic model related assumptions that were made

for the hardware implementation analyses of a human cortex-scale* spiking neural
system.
9.4.1

Neural Model, Activity, and Connections

9.4.1.1 Neuron Model

The cortex has

Nhc =

2xl0 10 neurons, and

She =

l.6xl0 14 synapses [19]. We

assume that each neuron has 8x 103 synapses, and that the cortical sheet is square, with
an area Ahc = 2.4x 105 mm2 [68]. We also assume that each spiking neuron is modeled

• Throughout this Chapter, "cortex" or "cortex-scale" refers to human cortex in terms of only the
number of neurons and synapses therein. No assumptions are being made about the functional
equivalence to more high-level abstractions of cortex or cognitive phenomena.
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as the Spike Response Model (SRM) proposed by Gerstner [142]. In the SRM, the
somatic Membrane Potential (MP)

u;(t)

of neuron i ( 1 ~ i ~ N) at time t is given by

(9.1).
N

u;(t) = L wiJsy(t-t1 ) + 1/;(t-t;)

(9.1)

}=I

(9.2)

In (9.1),

wif

is the efficacy of the connection between neuron i and j;

sit-t1 ) is the Postsynaptic Potential (PSP) of neuronj contributing to neuron i; and
17;(t- t;) is the refractory function, which means that output cannot spike again for
some fixed period of time

T,

as soon as the MP reaches the threshold value 0. The

threshold value can be static or dynamic. The PSP function is given by (9 .2), where
Tm

and

Ts

are time constants;

H(t-T 0

)

is the Heaviside step function; and

T0

is the

axonal transmission delay. We do not deal with learning in this Chapter and assume
no learning hardware.
9.4.1.2 Neural Activity
Most studies assume the average frequency of spiking neurons to be around 10
Hz [143]; but depending on neuron type, the frequency could be in the range of 2 Hz
to 200 Hz [144], [19], or even larger [143]. We do not make any assumptions about
the frequency of individual neurons, but instead make assumptions about the global
input and output activity in the cortex, which is a much more stringent and practical
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criterion, and it has to be met irrespective of spike frequency and spike representations
such as rate-code, inter-spike code, etc [ 145].
When spiking neuron models are simulated/emulated, a time-resolution of 1
ms is generally assumed, which is sufficient to represent most neural dynamics [7].
This is referred to as "model-time" (or biological-time) in this Chapter [7]. The
hardware that implements these neurons works in "real-time" (or simulation-time) [7],
and if it can finish all its operations in 1 ms or less (as compared to model-time), then
it is referred to as a "realistic implementation" of these neurons, where real-time is not
slower than model-time.
All electro-chemical processes/activities occurring in a spiking neuron have an
energy cost associated with them [67]. The processes related to PSPs and restingpotentials, and the propagation of spikes along axons, are the most costly mechanisms
for a spiking neuron [67], [78]. Based on these energy costs, and the related metabolic
constraints for humans, it has been estimated that only 1% of all cortical neurons can
be "substantially active concurrently" [67], [19], [78]. We interpret these constraints
as follows: At any given time, only 1% of all synapses can have active PSPs, and only
1% of all neurons can emit a spike at any given time. We refer to these as the "sparse
activity rule". Let Phc-syn (= 0.01 = 1%) denote the percentage of active synapses (i.e.
synapses with active PSPs) in the cortex at a given time, and let Phc-neu (= 0.01 = 1%)
denote the percentage of neurons in the cortex that can emit a spike at a given time.
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There are numerous works ([146], [19], [78], [147], [148]) on the qualitative
and quantitative study of neural connections. We discuss only some of the important
considerations, which are relevant to our work, and are given below:
•

A single presynaptic axon terminates by arborizing in a postsynaptic region
and roughly forms 80-100 synapses with different postsynaptic neurons [7],
[ 19]. Hence, several local postsynaptic neurons will receive spikes transmitted
via an axon from a single presynaptic neuron. Let /arb be this axonal
arborization factor; we assume/arb = 1/80, as suggested in [7], [19].

•

In the cortex, 75% to 80% of all neurons are pyramidal [19]; for the analysis
here, we assume that all neurons are pyramidal. In general, for pyramidal
neurons, a large number of connections (almost 2/3s) are long-range
corticocortical (inter-cortical) connections via white-matter [19]. However, we
do not make any assumptions regarding the relative percentages of local vs.
long-range/global connections.

•

The work by Schilz et al. [148] indicates that a small region of cortex (0.12
mm2 area) could make connections to a region measuring about 172,800 times
that area (derived by scaling the result in [148] for mouse cortex to human
cortex, using an area scaling factor of 960 [19]). Hence, we assume that, in
general, a small region of cortex can connect to other regions located within a
square boundary; the width (dmax) of this boundary is 144 mm (=
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5
(0.12x 172800)°- ). In other words, the maximum range (dmax) of long-range
cortical connections is assumed to be approximately 144 mm.

9.5

9.5.1

HARDWARE ANALYSIS FOR CSSNS

Introduction to Processing Node (PN)
In this Chapter, we use the term Processing Node (PN) to denote a special-

purpose digital processor, which has few simple arithmetic/logic components, some
memory, and a simple control structure [1], [27]. The primary purpose of a PN is to
model the operations of neurons and synapses [27]. (A PN is not necessarily digital,
because parts of the PN can be replaced with analog and/or Mixed-Signal (MS)
components [27].) For our analysis, the minimum level ofvirtualization is assumed to
be a PN for each neuron [27]. And the maximum level of virtualization is assumed to
be a single PN which emulates all the neurons in the cortex [27]. Hence, the degree of
virtualization can vary from a single PN to Nhc PN s.
For analog and MS implementations/designs, a digital PN like module is
assumed. Such a PN has analog/MS computational components, but virtual
connections; i.e. spikes enter and leave the module via (digital) AER messages, which
is the same as the digital designs. For analog/MS designs, the internal computation is
more than just a single PN, since analog/MS computation occurs at each synapse and
in a distributed fashion along the dendrites [27].
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In this work we investigate four different hardware configurations/designs (as
shown in Figure 9-4) for a PN, which are derived from the basic configurations
presented in [1], [32].

9.5.3

Digital Processing Node
Figure 9-5 shows a simple block diagram of a single digital Processing Node

(PN), which includes some of the major arithmetic and memory components required
for implementing the neuron model specified by (9.1). Additional details on the
architecture and implementation of the PN are not included here, but are available in
[1] and [27]. Similar PN architectures have been proposed by others [26], [149], [150],
[28], [151], [141].

Digital
CMOS

Arithmetic/Logic
(ARL) Components
Memory
(MEM) Components

(a)
Analog
CMOS
CMOS
Floatinggate

Analo CMOS
(c)

Digital
CMOS
CMOL

(b)

Neurons

Analog
CMOS

Synapses

MS
CMOLnanogrid

Mixed-Signal
(MS)CMOL
(d)

Figure 9-4: Hardware designs/configurations for a PN.
(a) Digital CMOS design. (b) Digital CMOL design. (c) Analog CMOS design. (d) Mixed-signal (MS)
CMOL design.
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Figure 9-5: Simplified block diagram of a digital PN.
It shows only the major arithmetic components, and memories. (For more details refer to Figure 11 in
[1].)

The basic functioning of a PN is now summarized (based on [1]): For each
(presynaptic) input-event in the Input Events Memory (IEM), the PSP value is
obtained from the PSP-LUT (look-up table), based on the event-timing. The global
event-index is translated to a local-index by logical address-transfer, which is then fed
to the Connection Memory which points to the list of neurons forming a synapse with
this particular input. For each synapse, the weight and the PSP value is multiplied and
then added to the old membrane-potential value. The new value is written back to the
Membrane-Potential Memory (MPM). The membrane-potential is compared to a
threshold, and if exceeded, an output event (i.e. a spike) along with the event-time is
added to the Output Events Memory (OEM). Each record in the IEM and OEM has
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the format: event-index, event-time ; and each record in the MPM has the format
membrane-potential value, refractory-time [ 1].
The operations performed by the PN can be separated into various stages, and
can be pipelined, increasing the performance and utilization of the hardware [ 1]. The
time required to service one synapse (tsyn) is then roughly proportional to the slowest
pipe stage [1].
The representation of spikes/events, and the communication of these events
between the PNs (digital and non-digital designs), is based on digital AER message
transfer [1], [26], [27], [97], [96]. The Source Memory (SM) of a PN has an address
listing of which (internalt and external) neurons connect to the neurons within that PN
[135]. External events/messages are received through the shared communication buses
and by the AER communication controller of the PN [ 1]. An event is included in the
IEM if its particular event address is present in the SM. Internal events (from the OEM
of the PN) are included in the IEM (of the same PN) if their particular event addresses
are present in the SM (of the same PN); this process occurs concurrently when each
PN is broadcasting its events (from the OEM) to other (external) PNs.

• Many neural systems are assumed to run in "real time" and do not have or need explicit event time
information. For virtualized systems, the degree to which one can get away with this simplification
depends heavily on the degree of virtualization. We are assuming here some basic event timing
capability, since we are looking at a range of virtualization from one neuron per PN, which can
probably leave out event timing information to all neurons on a single PN, which definitely needs a
simulated event time.
t With respect to a PN, internal also means local; external also means non-local.
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A Cortex-Scale Spiking Neural System (CSSNS) implemented using m PNs,
(labeled* as PN 1,

•••

PNi, ... PNm) is shown in Figure 9-6. lfwe assume that the cortical

sheet is a square with area Ahc, and width dhc = (Ahc)°- 5, then each PN will roughly
emulate/implement a subcortical region RPN (= AhJm), which consists of NPN (=
NhJm) neurons, and SPN (= ShJm) synapses.

RPN I RPN 2 RPN...
RPN RPN RPN
I

RPN... RPN ~Nm
(a)

0
0

= Memory (MEM)
= Arithmetic/logic (ARL)
~ = Inter-communication

(b)

Figure 9-6: An artificial cortex-scale spiking neural system (CSSNS) implemented in hardware
using several processing nodes.
(a) The cortical sheet is divided into m equal regions RPN• (b) Hardware implementation: Each
processing node (PN) emulates the neurons in the corresponding region RPN• The total area of each
digital PN comprises of three major parts, as shown in the figure. For each analog/MS PN, the total area
can be divided into (sub-area corresponding to): circuits that store synapses/weights, circuits that
implement analog neurons, digital components that store/communicate events, and intercommunication/routing.

Using the sparse activity rule, which is the assumption with the single biggest
impact on performance/price sweet points, the number of active synapses (i.e.

• The subscript i for the PN is used only when the variable/value corresponding to each PN could be
different. Even though the PNs are arranged in a 2D-grid, we do not label them using 2D indices for
simplicity.
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synapses with active PSPs) at any given time, in any PNi, can be derived as follows:
corresponding tom PNs, generate a set of m uniformly distributed random numbers,

si denotes the number of active synapses at a given time, for PNi. Indirectly, this also
means that, at any given time, the maximum number of (pre-synaptic) input-events
present in the IEM will also bes;.
Using the sparse activity rule, the number of neurons that can spike at any
given time, in any PNi, can be derived as follows: corresponding tom PNs, generate a
set of m uniformly distributed random numbers, i.e. [n" ... n;, ... nm], such that,

neurons that can spike at any given time, for PNi. Moreover, n; also denotes the
maximum number of output-events (spikes) that can be present in the OEM at any
given time, for PNi.

• The idea is that the total number of active synapses (phe-syn She) in the cortex is roughly fixed
(according to the sparse activity rule). Then, the number of active synapses per PN, may not be simply
equal to (phe-syn She) / m, but instead could be any random number less than SPN, such that the total
number of active synapses (for the cortex) considering all PNs will still be equal to (phc-syn She)- In other
words, the global activity is roughly constant, but local activity is less so. The activity inside each PN is
not simply equal to global activity/ m. Instead, assume that each PN has some random activity, such
that the aggregate activity of all PNs still remains equal to the global activity. The variance of this
random activity may grow quite large relative to the average load as the number of PNs increase and
each PN's share of the computation gets smaller.
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Figure 9-7: An example timing diagram related to the execution times of all PNs.

The total time required to service all active synapses, within each PNi, would
be [sitsyn•···s/syn•• .. smtsyn], corresponding tom PNs respectively. In other words, each
PNi takes time tPN; = sJsyn to service all its active synapses, and update the
corresponding neurons. Now, because each PNi could require a different amount of
time to complete its operation (as shown in Figure 9-7), the final time to update all
neurons in the CSSNS would be

tcomp

= max(tPN;). We refer to tcomp as the
l

"computation-time"; i.e. the time required to complete _all computations in the CSSNS.
We define the Hardware Utilization Efficiency (HUE) for the CSSNS as
eutiI

= tutiI /(tutil +(die);

where, the total time the hardware is being utilized IS
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and total time the hardware 1s sitting idle is

9.5.3.2 Estimating Communication-time
To communicate spikes/events between the PNs, we consider two different
communication structures: the Nearest-Neighbor-Mesh (NNM), and the CubeConnected-Cycles (CCC) [135], [152], [153]. The intention is to compare the
performance/price of the two different kinds of communication structures, one
relatively simple and one relatively complex, for implementing the CSSNS. Networks
"with reconfigurable switching interconnections" [153] are not considered here,
because for VLSI implementations, such networks do not scale well, in terms of both
area and delay, to very large sizes [135].
There are two options for the communication protocol: Point-to-point (PTP)
and Regional Broadcast [135]. For memory dominated implementations, such as our
CSSNS, reducing the area requirements is a major criterion. PTP communication
requires approximately twice the area as compared to broadcast communication [135];
this area corresponds to the storage of destination addresses required for the PTP
scheme, and is proportional to the number of synapses in the cortex

She•

In addition,

PTP communication has more complex routing, including message mergmg,
different/increased message lengths, multiple message packing and unpacking, etc
[135]. These overheads require additional circuits, and increase the hardware area per
PN [135]. In addition, using Figure 62 on pg. 133 in [147], we need to derive the
relative distances for all connections, and the associated delays of these inter-PN
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messages/connections. And we need to factor in network congestion. Consequently,
estimating the overall communication time for the CSSNS becomes more complex
than the level of analysis being done here warrants. For all these and several other
reasons [135], PTP is not considered here.
We assume then a simple broadcast scheme, where each message originates
from a source PN, and propagates throughout a given region [135]; similar to the allto-all scheme used in [ 19]. The message may not require any routing information
[135]. However, the network has to be configured into multiple broadcast regions.
Here we assume each message is 45 bits (containing event-address and time-stamp
[l]), and corresponds to a single spike/event. Any "listening" PN will store the
message in its IEM, if it has a corresponding entry in its SM [l], [135].
Consider that m PNs are connected as a NNM network, i.e. [WNNM x WNNM]
array of PNs, where WNNM

= ceil(m0 .s), and each PN is

connected with four adjacent

PNs [153]. As discussed earlier, we assume that the maximum distance oflong-range
connections is dmax (= 144 mm) in the cortex [148]. Equivalently, for Figure 9-6(b),
we assume that, for a sufficiently large value of m, each PN will communicate with
other PNs located in a smaller region, i.e. a broadcast region, as compared to the entire
network. Hence, we could have b simultaneous non-overlapping broadcast regions,
where b = ceil((dhc I dmax)2), where the number of PNs in one broadcast region is
(mlb). Within each broadcast region, a single PN will be active, and will sequentially

send/broadcast all the events in its OEM to the other PNs in the broadcast region. The
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communication time for one PN to broadcast all its messages in the broadcast region is
then given as ((2WNNM I b0 ·5 ) + n;)tmsg. The final communication time is then given as

PNs in one broadcast region, and (Ac-neuNhc / m) is the average number of events in
the OEM of a PN. Here,
PNs. We assume

fmsg

fmsg

is the time to transfer a message between two adjacent

= 0.025x10-9 s, which corresponds to a fast memory transfer [1].

Assuming a similar procedure, the final communication time for a CCC
network is given as (comm-CCC

= (((Dccc f b05 ) + (Ac-neuNhc f m))tmsg) · (m f b); where Dccc

is the smallest integer such that (Dccc 2Dccc) c: m.
We pointed out earlier that the network needs to be configured into multiple
broadcast regions (for example, see Figure 9-8). In Figure 9-8, within each region, as a
worst case, we considered that the longest path is from one corner PN to the
diagonally opposite PN. For this particular path, the total cycles required to
communicate all messages (from the sender PN) is approximately equal the sum of the
number of PNs in this path and the total number of messages.
For configuring the network into multiple (non-overlapping) broadcast
regions, we may require a separate controller/processor (not considered in the analysis
for the CSSNS), which can load (binary maps) and configure the links in the network
to form the appropriate regions. These binary maps have the necessary data to
configure each link in the network to pass/forward a message. For example, for Figure
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9-8(a) we need one binary map (of size 4m bits), and for Figure 9-8(b), we need
another such map. The total number of bits of storage required for all binary maps
corresponding to all possible positions of the broadcast regions is 4m 2 I b . This
storage requirement is estimated to be 192 mm2 , 48 mm2, 21.3 mm2 , and 1.08 mm2,
for the digital CMOS, digital CMOL, analog CMOS, and MS CMOL designs
respectively (designs given in Table 9-3), and corresponds to the number of
PNs/partitions (at sweet spots) for each of those designs given in Table 9-2. These
storage requirements are negligible compared to the total area of the CS SNS designs
given in Table 9-2, and hence, are not explicitly shown in Table 9-2.
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Figure 9-8: Example showing regional broadcast.
(a) All PNs (structured as NNM) are divided onto six non-overlapping broadcast regions. Each PN has
four links or connection busses with its immediate neighbors, but only those links that are configured to
pass a message are shown here. (b) All PNs are divided into six non-overlapping broadcast regions, but
these regions are now different compared to those in part (a) of this Figure.

9.5.3.3 Hardware Area of Digital PN
The hardware area of a digital PN (Figure 9-5) is divided into two sections: 1)
arithmetic-logic (ARL) components and 2) memory (MEM) components, as shown in
Figure 9-4(a) and (b).

Arithmetic-logic components: We assume that the hardware area for ARL
components is equal to the area of the components: a 21-bit adder, a 9-bit adder, and a
4-bit multiplier. As shown in Figure 9-4(a) and (b), the ARL components within the
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digital CMOS and digital CMOL designs are the same and are implemented using
digital CMOS technology.
Memory components: We assume that all memory components (except the

SM) are eDRAM for digital CMOS design, and digital CMOL memory for digital
CMOL design, as shown in Figure 9-4(a) and (b). The various memory components
are (see Figure 9-5): IEM, OEM, Weight Memory, Connection Memory, SM, and
MPM. We assume that each event requires 35 bits (=cei/(log 2 (Nhc))), that time is
represented with 8 bits, and that each weight is 4 bits. Membrane-potential is
represented with 21 bits(=8+cei/(logi(8000))) [1]. Each weight was assumed to be
4-bits, because studies [18], [19] have suggested that the resolution of biological
weight/synapse is around 3 to 4 bits.
•

IEM: Each record is 43 bits (35 bits for event and 8 bits for time), and the
length of the list is max(s;).
l

•

OEM: Each record is 43 bits (35 bits for event and 8 bits for time), and length
of the list is max( n.) .
.
l

•

l

Weight Memory: Each record 1s 4 bits, and the number of total records
required is SPN•

•

Connection Memory: Each record is 35 bits, and the number of total records
required is SPN•
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• MPM: Each record is 29 bits (21 bits for membrane-potential and 8 bits for
refractory time), and the total records required is NPN•
•

SM: Each record is 35 bits, and the total number of records required is
(larbSPN) . The source memory needs to perform a parallel comparison on the

incoming event address with all the source addresses. Hence, we assumed that
the SM consists of a PLA AND-plane structure followed by a single OR. Each
cross-point in the plane is assumed to be a programmable flash cell [154] for
CMOS designs, and as a nanodevice for CMOL designs ..
Most of the above assumptions, incidentally, are worst case considerations.
9.5.4

Analog CMOS Processing Node

The simplified block diagram of an analog CMOS PN is shown in Figure 9-9.
According to the configuration in Figure 9-4(c), each neuron is assumed to be
implemented using Indiveri's [155] analog CMOS circuit for a leaky I&F neuron. This
is the same circuit suggested in the mixed-signal designs proposed in [ 1]. Each
synapse is assumed to be implemented using an analog CMOS floating-gate synapse
proposed by Diorio et al. [ 156]. And, the floating-gate synapse cell and the neuron
circuits (within a PN) are assumed to be implemented in a grid layout, as suggested in
[156] and [1] (not shown in Figure 9-9).
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Figure 9-9: Simplified block diagram of an analog PN.

In Figure 9-9, the circuit components inside the dotted box are different from
the digital PN in Figure 9-5. The circuit components outside the dotted box, however,
are the same as the ones in Figure 9-5, and are used for digital storage/communication
of events.
The computation-time for analog neuron circuits is simply assumed to be 105
times better than biological time (lms), as suggested in [139], [26]; i.e. their
computation-time is 1o-8 s.

9.5.5

Mixed-Signal CMOL Processing Node
The simplified block diagram of a mixed-signal (MS) CMOL PN will be

similar to that shown in Figure 9-9, but each synapse is assumed to be implemented as
a nano-memristor (IR nanodevice) in the CMOL nanogrid. Recent studies [114], [113]
have shown that multi-bit storage is possible on certain nanodevices. We require 4-bit
resolution to store each weight, which is certainly plausible in the near future, since 3-
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bit resolutions have already been shown [114], [113]. According to the configuration
in Figure 9-4(d), we still assume that each neuron is implemented using Indiveri's
[155] circuit for leaky I&F neuron. As shown in Figure 9-10, the CMOL nanogrid and
the analog neuron circuits within a PN are implemented in a two-layer grid layout, as
proposed in [1], [27].
analog CMOS neuron circuits: receiving
current from output nanowires

CMOL nanogrids:
nanowire crossbar
array, encoding
weights/
connections

under nanowires:
CMOS circuits
for driving and
programming
nanodevices

Figure 9-10: Structural view of mixed-signal CMOL design.
The larger square blocks are the analog CMOS circuits for each output neuron. (Adapted from [27], ©
IEEE 2003.)

The computation-time for a MS CMOL nanogrid, performing a multiplyaccumulate operation, was estimated to be 5.9x10-6 s, for a nanogrid of size [10 5 x
103], according to the CMOL performance/price modeling equations given in [1].
For the analog CMOS PN, and the MS CMOL PN, the requirements for IEM,
OEM, SM, are actually an "overhead" related to the partitioning of the CSSNS and the
use of digital communication between "partitions." This overhead results because it is
simply not feasible to implement all connections in parallel using metal lines [135].
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Subsequently making it necessary to partition fully parallel designs into modules (or
PNs) for the sole purpose of communication.
Some of our assumptions have a significant impact on performance/price.
These are now discussed in more detail. The first is the "input diversity" problem.
Consider a single module, with n neurons ands(= 8000n) synapses. The key questions
include: how many local/non-local inputs (or source neurons) does a module have?,
and how many inputs are shared between any two neurons in the module? The
answers to these questions depend on the particular cortical area that is being
emulated, its corresponding cortical theory, and the assumptions of distributed
representation and sparse activation [19], [157], [44]. In the worst case, all neurons in
a module could have unique source neurons (forming unique synapses), in which case,
this module will have s unique inputs. On the other hand, all neurons in the module
could be recurrently connected, and hence, the module will have only n local inputs.
We believe that a reasonable compromise is to assume the more general case, where
each PN can have (farbs) unique inputs, after considering the axonal arborization
factor /arb•
Next consider a CMOL nanogrid of size [LH x Lv], with LH horizontal
nanowires, and Lv vertical nanowires. As CMOL technology matures, nanogrids with
a maximum size [105 x 105 ] are possible [1]. In Figure 9-10, the horizontal nanowires
are assumed to be inputs, and the vertical nanowires are assumed to be outputs, which
connect to the analog neuron circuits [l]. For our particular application, LH (= 105 =.
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(farbs)) is the maximum number of inputs or source neurons, hence, the number of
neurons implementable in the nanogrid are Lv (= n = 103), derived using

Lv = 4i /(lam 8000). In conclusion, a CMOL nanogrid of size [105 x 103], implements
103 neurons, each vertical nanowire corresponds to one neuron, and each vertical
nanowire will have exactly 8000 active nanodevices corresponding to the 8000
synapses/weights, for that neuron. As a result, on average, any two neurons would
share around 640 (=8000 2 / LH) inputs, which is 8% of 8000 synapses for a given
neuron). If a MS CMOL PN needs to implement more than 103 neurons (i.e. NrN >

Lv), then the neurons would have to be divided into multiple groups/modules of 10 3
neurons each, with each module having a CMOL nanogrid of size [105 x 103].

9 .6

PERFORMANCE/PRICE RESULTS AND DISCUSSION
In our experiments, we varied the degree of virtualization* for the Cortex-

Scale Spiking Neural System (CS SNS), by changing m, the number of PNs (from one
PN to 2xl0 6 PNs). Even though we limited our experiment to 2xl06 PNs, we assumed
that minimumt virtualization occurs when there are 2xl0 10 PNs.
For each level of virtualization, i.e., for each particular value of m, we
conducted 1000 trials. For these 1000 trials, the only variables that changed were the
percentage of various activities related to the neurons, i.e. Phc-syn, and Phc-neu• These two

• As the number of PNs increases, the level of virtualization decreases, i.e., the number of processing
nodes and the level of virtualization are inversely related.
t If we consider extremely fine-grained hardware, i.e,. dedicated computational hardware per synapse,
then minimum virtualization occurs when the number of PNs is equal to She•
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variables were varied using a Poisson distribution with mean values /Jhc-syn = 0.01, and
Phc-neu

= 0.01, and 1000 different values were generated for 1000 trials. For each trial,

the values of all other variables are calculated, including the computation-time,
communication-time, and area requirements. Finally, for each level of virtualization,
i.e. a particular value of m, the results, the mean of each of those variables over the
1000 trials, are presented.
For the performance/price results presented here, the following technologies
were assumed: digital CMOS components are scaledrc to 22 nm [1]; analog CMOS
components are conservatively scaled1c to 90 nm [1], and CMOL-nanogrid
components are scaled1c to 3 nm [1]. The performance/price measures for most of the
hardware components are obtained from [1], and for the floating-gate synapses from
[156], these are given in Table 6-4 and Table 9-1. The performance/price analysis for
the CSSNS was done using the architecture assessment methodology described
Section 5.1.

9.6.1

Performance/Price Results
The results of the hardware performance/price analysis are summarized in

Figure 9-11 through Figure 9-15, and Table 9-2 through Table 9-4.
Figure 9-11 shows the computation-time, without considering communication
time, for all designs. For the digital designs, the computation-time decreases as the
number of PNs operating in parallel increases. If we extrapolate to 2x10 10 PNs (the
dotted line), then the digital CMOS design would still be 1Ox slower than the analog
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CMOS design. We see that the real-time can match model-time (1 ms), if we have at
least 3x10 5 PNs for digital CMOS, and lx10 7 PNs for digital CMOL. The digital
CMOL design is slower than the digital CMOS design, because of increased CMOL
memory R/W times. The nanogrids within the CMOL memory are slower due to
higher resistance of the nanodevices and nano wires [ 1].
Figure 9-12 shows the hardware utilization efficiency (HUE), in percentages,
which is the ratio of the time the hardware is being utilized to the total time the
hardware is sitting idle and being utilized. As the number of PNs increases, HUE
decreases, approaching a value of 50% at roughly 800 PNs, and, more or less, remains
there. A value of HUE = 50% means that half of the time the hardware is being
utilized and half of the time it is sitting idle. This is due to the fact that, according to
our random number generator* as the number of PN s increases, the random
distribution of activity evens out. Irrespective of when HUE approaches t a value of
50%, it is more important to point out that as we increase the number of PNs, there
comes a point where the hardware will start having an equal probability of either being
utilized or being idle.
Figure 9-13 shows the various memory requirements in terms bits for a digital
design. The connection memory and the weight memory dominate the total memory
requirement. Though not considered here, connection memory can be reduced by

• The result in Figure 9-12 may be more specific to the way we generated our set of (limited range)
random numbers.
t The HUE will approach the global activity Phc-syn (= 1%), when (m) the number of PNs becomes
comparable to the number of synapses, i.e. we have (extreme fine-grained hardware) a dedicated PN per
synapse.
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using variable length locality sensitive addressing, if most inter-PN connections are
local, major reductions in connection addresses should be possible [l].
Figure 9-14 shows the computation-time and communication-time to update
the CSSNS. In Figure 9-14, the communication-time for two different communication
structures (NNM and CCC) are shown. This communication-time is based on the
regional broadcast of messages/events. The communication-time for the NNM
structure starts increasing linearly after the number of PN s exceeds 10 5 • From that
point on, the communication-time for the CCC structure also starts increasing, but
only sub-linearly. For digital CMOS and CMOL designs, four sweet spots occur
where the computation-time plot intersects the communication-time plot. As the
number of PNs increases beyond the sweet spots, the communication-time dominates
the total* delay, and the advantage of having increased performance with additional
PNs disappears. These sweet spots also correspond to the minimum total time m
which the CSSNS can be updated. These sweet spots are summarized in Table 9-2.
Even though the analog CMOS and MS CMOL designs are fast, when they are
partitioned into modules for communications purposes, depending on the number of
partitions, their total delay will be dominated entirely by communication-time, which
becomes the major bottleneck for these designs. Parallel communication of analog
voltages/current is simply not feasible/scalable in terms of area, because of the O(ff)
area requirement for metal interconnect [96]. This interconnect mismatch, where

• Total delay/time means the sum of computation-time and communication-time.
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neural circuits have massive quantities of low bandwidth connections to silicon which
has far fewer, but higher bandwidth connections, diminishes the true advantage of
high-speed analog/MS computation. The same is true for the MS CMOL designs,
where the computational speed-up obtained by combining storage and computations in
the nanogrid has minimal impact on total system performance/price. Table 9-2 shows
the various timings for these designs. For analog CMOS design, we assume that each
partition (or PN) could be as large as the maximum reticle field/chip size of 858 mm2
[1]. Based on that constraint, we will have 3x105 partitions. For comparison purposes,
we assume the same number of partitions for the MS CMOL design.
Figure 9-15 shows the area requirements for the various designs. For the
digital CMOS/CMOL designs, the total area consists of the area corresponding to the
memory (MEM) and arithmetic-logic (ARL) components. For these designs, the MEM
area dominates, which is obvious because of the large number of synapses
(connections, weights, etc memories) that need to be stored. The ARL area increases
linearly with the number of PNs. For the analog CMOS design too, the area related to
the storage of synapses (floating-gates) dominates the total area requirement. By
extrapolating the ARL area for the digital design to 2x10 10 PNs, we can see that the
ARL area for the digital design would be roughly about 5 times the area for neurons in
analog CMOS design. For the MS CMOL design, the area related to the storage of
synapses (nano-memristors) is roughly equal to the area for (analog CMOS) neurons.
Table 9-2 summarizes the area requirements at their respective sweet spots. For the
MS CMOL design, the area for MEM2 (components necessary for digital
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storage/communication of events) is more than the area for synapses, and only slightly
less than the area for analog neurons, which means that MS CMOL design pays a
significant area penalty for digital communication.
For the digital designs, because memory dominates the total area, the cost and
inefficiency (generally 50%, w.r.t HUE in Figure 9-12) of the arithmetic/logic
components is not a significant factor. In addition, all the sweet spots for digital
designs occur when HUE is 50%.
From Table 9-2 we can see that, in general, the communication-time of CCC
structures is less than that for NNM structures. This was estimated with the
assumption that the time (tmsg) it takes to transfer one message between adjacent PNs
was constant. This may be true for a computer/PC based CCC network, but when
considering the silicon-only layout for CCC structures, the metal interconnects are
going to be of different lengths, leading to different propagation delays, which were
not considered here. In addition, the total estimated area shows that implementing
CCC structures on silicon using metal is simply infeasible in terms of area and wire
propagation delays for our CSSNS. The major problem when implementing CCC
structures in silicon, according to the layout in Figure 2 in [152], is that the final area
with metal routing/layout is proportional to ((m/log2(m))2 x area of single PN) [135],
[152], [158], [159]. In our case, both m and the area of a PN could be very large,
resulting in a serious penalty for silicon-only layout. The NNM structure does not
have such layout constraints, and is very well suited for silicon implementation [135].
As part of future work, investigation of hybrid structures is warranted, and particularly
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focusing on the suitability/feasibility for silicon layout of cortex-scale systems; one
such relevant work is [146], [159].
Table 9-3 summarizes the final "performance over price ratio", which is a
measure of how efficiently silicon real-estate is being used to solve a particular
application [32], [16]. The MS CMOL design provides the best performance/price
ratio, particularly because of a significant density advantage (MS computational
(performance) advantages have no significant effect). Also it would be prudent to
point out that, MS CMOL designs are scaledrc to 3 nm, and analog CMOS designs are
scaledrc to 90 nm technologies, and this technology scaling1c gap adds to the relative
performance/price difference in the two designs. In addition, one can expect that a
technology scaling1c gap will always exist, because of the design difficulties of analog
CMOS circuits in the nano-scale regime [127], [98].
Table 9-3 also provides the total power for all designs. The power density for
all designs are well within the ITRS allowed limits, i.e., in the range 64 W-cm-2 to 200
W·cm- 2 [154], [99], [1].
From Table 9-3, we can see that for digital designs the real-time is slower than
model-time (1 ms); whereas, for the analog CMOS and MS CMOL designs the realtime is faster than model-time.
For the sake of completeness, and for the purposes of comparison, we have
done a similar analysis for mouse cortex (4x10 6 neurons, and 3.2xl0 10 synapses
[160]), and summarized the results in Table 9-4. From Table 9-4, we can see that, for
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this mouse cortex-scale system (as compared to the human cortex-scale), the
performance/price of analog CMOS design improved over digital designs, because the
communication time has

decreased,

and hence,

communication-time become comparable.

For the

the
MS

computation-time

and

CMOL design,

the

computation-time now dominates the total time, so its performance/price advantage
over analog CMOS design decreases. In Table 9-4, for all designs, real-time is faster
than model-time.

9.6.2

Discussion and Conclusion
The results show that the hypothetical MS CMOL design provides the best

performance/price ratio. However, if designing and manufacturing cost was
considered as the most significant measure of price, then obviously digital CMOS
design would be the cheapest. But in the near future, as CMOL technology matures,
CMOL based designs may become a more suitable for implementing computation and
memory intensive applications [32]. Another key point is that assumptions such as
sparse activation, sparse computation, and percentage of local and non-local
communication all play a critical role in these results.
Digital computation requires a number of simplifying assumptions such as
piece-wise linear approximations of the synaptic impulse response, which adds
"approximation" noise to the model computation. Studying and understanding the
sensitivity of the various models to such noise, as well as continuing to refine the
computation model, constitute an important area of research as we move closer to
"reverse engineering of the brain" [9]. Concerning the assumption of sparse activation,
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for traditional (digital and analog) CMOS designs, both have comparable normalized
performance/price (see Table 9-3), however, this seems to depend primarily on the
digitization of communication, which slows the analog implementation down enough
that it is roughly the same as the digital implementation. Because of the overwhelming
requirements of the digital communication, sparse activation does not actually play a
big a role in the optimization of digital vs. analog computation.
The MS CMOL configuration has two potentially serious problems, the first is
that by using a (lR) resistive synapse, computation requires more current, leading to
significant power requirements, even when pulse based signal representation is used,
and to scalability problems. Although not a factor in our analysis, it is possible that
using a resistor (lR) as a synapse has a potentially negative impact on the models
being implemented, since it allows current to flow both ways, something that is not
neurobiological. In one analysis of (lR) resistor vs. (1D1R) diode based arrays [161],
it was shown that diode arrays have an O(N2 ) information content, but resistor arrays
have a O(N log(N)) information content. Some materials research groups are now
looking at ways to obtain differential forward / backward resistance or even full
rectification, so this problem may eventually be resolved [162], [114], [113].
Various alternative computing technologies, such as spintronics and QCA
(quantum cellular automata) have been proposed over the years [163]. However,
emulating neural models with such devices suffers from the fact that neural systems
are charge based, charge accumulation being a critical part of the computational
model. It may be possible to use non-charge based devices to do a digital
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implementation of neurons, but at the nano-scale they would be competing with the
significant performance/price advantage of MS CMOL based computation.
Another potential problem of analog and mixed-signal designs, which was
identified in the work described here and which applies to both CMOS and CMOL
implementations, is the "input diversity" problem. Say, for example, we have a
module with 8K analog neurons. Looking at the module level, if all neurons connect
only to other internal neurons, that is, where there are no external inputs or outputs,
then each neuron needs at most 8K synapses/nano-devices and there would be a [8K x
8K] nanogrid (64 Mega synapses). However, when we allow external connections, a
major factor in implementing such a model concerns the sharing of external inputs
among the various neurons in the module, that is, how many total connections are
entering the module from outside and then how they are distributed among the neurons
in the module. The design, sizing, and perfor:mance/price of the analog/MS grids are
significantly dependent on these assumptions. If there is no sharing of external
connections then the module would require 8K x 8K or 64M distinct external
connections. This, more than any other factor, influences the cost-performance of any
large-scale neural implementation.

9.7

COMPARISON OF THE SCALING ESTIMATES OF BM BASED CORTEXSCALE SYSTEM AND CSSNS

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

Chapter 9
In this Section, we compare

219
the scalingNN estimates of the hardware

implementation of the BM based cortex-scale system (intermediate-level of
abstraction) with the scalingNN estimates of the hardware implementation of CSSNS
(neural-level of abstraction). This scaling is relevant, because it gives us an idea of
how these systems scale relatively, and can be factored into any actual
implementations of cortical-scale systems. The criterion used here to estimate the final
scalingNN is the normalized area (i.e. ratio of the area of the human cortex-scale
hardware to the actual area of the cortex.) When we compare the column labeled
"Norm. Area" from Table 9-3 and Table 8-2, we can see that, hardware area for the
CSSNS is 4 to 1041 times larger than the actual area of cortex (depending on the
particular design/architecture), and the hardware area of the BM based cortex-scale
system is 5 to 34 times the actual area of cortex. These data demonstrate that, in
general, it is much more costly to implement the CSSNS (with the exception of the
MS CMOL design) as compared to a BM based cortex-scale system. This was
somewhat expected, because the CSSNS is built using much finer_-grained
computational/fundamental unit, i.e. a spiking neuron. The neural model itself and the
particular manner in which spikes are processed to emulate these models is both
computation and memory intensive. On the other hand, the fundamental computations
within the BM are relatively simple and straightforward. For example, the digital

• Some critical readers may consider this as comparing apples to oranges, because the two cortex-scale
systems under consideration here are not functionally equivalent. Nevertheless, we believe that, to get
some guidance on the prospects for building such cortex-scale systems, a relative comparison of the
implementations of such systems may be worthwhile.
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CMOS CSSNS was based on eDRAM, whereas, the digital CMOS BM was based on
SRAM. Even with that memory density advantage, the CSSNS still consumes the
most area. Only the MS CMOL design for the CSSNS scales better than the designs
for the BM based cortex-scale system, and it is only slightly better than the MS
CMOL design for the BM based cortex-scale system. For the MS CMOL design for
the CSSNS, we assumed an added advantage, i.e. multi-bit storage on each
nanodevice, whereas for BM based systems, we assumed single bit storage on the
nanodevice. We can conclude that, in general, if we restrict ourselves to traditional
CMOS technology, then the intermediate-level of abstraction seems to be the more
feasible implementation approach in building cortex-scale systems. Whereas if CMOL
is available, and if we can leverage the MS structural/computational advantage, then
the

neural-level of abstraction can also become a feasible

building/implementing

cortex-scale

systems.

However,

approach m

issues

related

to

manufacturing, fault tolerance, reliability, and power density of nanodevices and
nanogrids need to be carefully considered. Future work could include an in-depth
analysis of how these issues could affect the implementation of such large-scale
systems.
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. measures tior various c1rcmt components
T able 9-1: Per tiormanceI•pnce
Area(= A) (mmL)
Component
Power(W)
Time (s)
eDRAM

2 x 10-7 Nb 124.7

a0.64A
where a. = 0.1

0.J X 10-9

MS CMOL Synapses
for 1000 neurons
( corresponding to nano grid
size r10 5 X 1031)

3.6 X 10-J

0.27A

5.87 X 10-6

Analog CMOS Floating-Gate
Synapse Cell

7.48x 10-4

a;

lxl0- 12 /(I/ !,pk)

a,=

where,
90/2000
where, f, 0 k = I 00 Hz
9.2 X 10-7

a;

Analog CMOS l&F Neuron
Circuit
Cell for CMOS PLA (assume
a flash cell)
Cell for CMOL PLA
NA= Not applicable/used

J.7 X 10-4

a

2
1

1 x 10-B

(1 I !,pk)

where, a, = 90/250
where, f,0 k = 100 Hz

2(1.6 X J 0-9 )

NA

NA

2( 4F;••0 )

0.27A

NA
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Figure 9-11: Computation-time versus the number of PNs.
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Figure 9-12: Hardware utilization efficiency(%) versus the number of PNs, for digital designs
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Figure 9-13: Various memory requirements versus the number of PNs, for digital designs.
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Figure 9-14: Computation-time, and communication-time, versus the number of PNs.
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Figure 9-15: Area requirements versus the number of PNs.
MEM2 denotes the area required for IEM, OEM, and SM, which constitute the storage/communication
of events.
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Design

Digital
CMOS
Digital
CMOI:

CSSNS

Com
m.
struct.

No. ofPNs
@sweet
spot

Single
PN
Area c
(mm2)

Comp.
time

Comm.
time

NNM
CCC
NNM
CCC

6xl0 5
2xl06
2x106
3x107

86.5
25.9
5.76
0.384

l.lxl0-3
4.8xl0-4
5.5xl0-3
5.0xl0-4

l.lxl0-3

Area(mm2)

Time (s)

4

4.8xl0
5.5xl0-3
5.0x104

Total

ARL

MEM

2.2xl0-3
9.6xl04
l.lxl0-2
1.0xl0-3

8.6xl0 1
2.9xl0 2
2.9xl0 2
4.0xl03

5.2x107
5.2x107
l.lxl07
l.lx10

7

-

Routing
(Silicon
Layout)
2.2xl04
2.4xl011
l.9xl0 4
5.6x10 11

Total
5.2xl07
2 .4xl011 a
l.lxl07
5.6xl011 a

Noof
Area for
Area for
MEM2
b
Partitions
Neurons
Svnaoses
5
4
8
4
5
8
NNM
1.0xl0819
3x10
Analog
6.7xl0
6.7xl0
4.4xl0
l.3x10 6
2.4xl0
2.5xl08
l.4x10 6
5
4
8
4
5
8
11
CMOS
2.2xl011 a
l.0xl0CCC
l.3xl06
3x10
819
4.6xl0
4.6xl0
4.4xl0
2.4xl0
2.2xl0
5
6
4
4
5
4
5
5
NNM
5.9xl03x10
2.55
MS
6.7xl0
6.8x10
4.4xl0
7.2xl0
2.5x10
2.5xl0
7.7xl05
5
4
6
4
4
5
5
8
CMOL
CCC
5.9xl02.55
3x10
6.9xl0 8 a
4.6xl0
4.6xl0
4.4x10
2.5x10
6.9xl0
7.2xl0
a For these extremely high estimates of silicon area (for CCC layout), the timing assumption/estimates of high-speed message transfers (on metal
interconnects) becomes invalid for CCC structures. CCC structures will have worse performance as compared to NNM structures (contrary to the
communication estimates in the table), when considering a silicon-only implementation.
b MEM2 denotes the digital memory for storage/communication of events, including the IEM, OEM and SM.
c This area does not include the routing/layout for intercommunication.
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Table 9-3: CSSNS: Final performance/price comparison (Human cortex).
Total
No. of
Net Power
Total
Norm.
Total
Perf./Price
Norm.
Design
Area
(30
cm)
Density
(W
Power
(s-1mm-2)
time (s) (mm2) Area a
Perf./Price
mm-2)
Wafers
(W)
Dig. CMOS
2.2x10-3 5.2x107
216
8.9xl0-6
816
1.48
3.3x106 6.40x10-2
(NNM)
Dig. CMOL 1.lxl0-2
7.9xl0-6
181
1.lx107 45.9
1.31
5.7x104 4.97x10-3
(NNM)
Analog
6.7x10-4 2.5x10 8 1041
6.0xl0-6
CMOS
3864
l.03x10- 5
1.00
2.5x10 3
(NNM)
MSCMOL
6.8x10-4 7.7x10 5 3.21
1.9x10-3
12
317.52
5.6x104 7.37xl0-2
(NNM)
2
5
a Artificial cortex area is normalized by the actual cortex area 2.4x10 mm .

Table 9-4: CSSNS: Final performance/price comparison (Mouse cortex).
Total
No.of
Total
Norm.
Perf./Price
Max-chips b
Design
Area
(s-1mm-2)
time (s)
Perf./Price
2
(mm2)
(858 mm )
Dig. CMOS (NNM) l.4x10-5 6.9x10 3
8.07
1.00
l.02x10 1
5
3
Dig. CMOL (NNM) 6.lxl01.05
l.5x 10
1.79
l.07x10 1
Analog CMOS
l.2x10- 7 4.9x104
16.57
56.81
l.70x10 2
(NNM)
6
2
3
MS CMOL (NNM) 6.0xl00.16
118.83
l.22x10
l.4x10
a Based on the power density from
Table 9-3.
2
b Max-chip corresponds to a maximum reticle chip size of 858 riun .
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Total
Power a
(W)
4.43x10 2
7.63x10°
5.04xl0-1
l.0lx10 1

10. IMPORTANT CONCLUSIONS AND CONTRIBUTIONS
In this dissertation, we have explored the hardware implementations and/or the
hardware design space for two bio/neuro inspired models that are at different levels of
abstractions in terms of human intelligence (see Figure 2-2.). These two models are: 1)
Bayesian memory (at the intermediate-level of abstraction), and 2) the CSSNS (at the
neural-level of abstraction). Figure 10-1 depicts the particular regions from the
hardware virtualization spectrum, which we have explored for these two systems.
Bayesian Memory I BMCSS
(Intermediate-level of abstraction)

programming
flexibility

Processing Node/ CSSNS
(Neural-level of abstraction)

non-flexilibity
max. resource multiplexing

+-- sequential implementation
+-- coarse-grained
+-- general purpose

minimum resource multiplexing
max. structural parallelism ----.
fine-grained ----.
specific purpose ----.

Figure 10-1: Design space explored in this dissertation.
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We have provided a formal methodology for doing the hardware design space
exploration, and investigating the ballpark performance/price for potential designs.
This architecture assessment methodology can serve as an investigative tool to study
the implementations of other computational models/algorithms, and has the potential
for use with other emerging nano-scale technologies. This methodology can help
designers and application developers understand the repercussions of transitioning
their existing CMOS implementations to future technologies.
The following Sections resummarize some of the important conclusions for the
BM (and/or the BMCSS), and the CSSNS implementations.

10.1 CONCLUSIONS FOR BAYESIAN MEMORY
The results in Chapter 6 suggest that the implementation of (Part-B of the BM)
Bayesian inference framework/engine is going to be significantly memory dominated.
We conclude then that any enabling technology for large-scale Bayesian inference
engines will need very high density storage (with potential for inherent computations),
and that this storage needs to be accessed via high bandwidth, which limits the use of
off-chip storage. Hybrid nanotechnologies such as CMOL have emerged as a very
useful candidate for building such large-scale Bayesian inference engines.
We have shown how to effective use the CMOL hybrid nanotechnology as
memory, and as a mixed-signal computational structure, for implementing Bayesian
inference engines, which forms the core of many AI and machine learning techniques.
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We have also proposed a novel use of a mixed-signal CMOL structure for
Vector-Matrix Multiplication (VMM), VMM being one of the most fundamental
operations used in many computational algorithms. This mixed-signal CMOL
structure provides speeds comparable to digital CMOS, which is due to the efficient
integration of storage and computation at the nanodevice/grid level.
For our particular application, we have shown that silicon real-estate is utilized
much more efficiently (at least 32 to 40 times better TPM ~ speed per unit-area) in the
case of CMOL, as compared to, for example, a multi-processor/multi-FPGA system,
that uses CMOS technology. When compared to a single general-purpose
processor/PC implementation, the TPM of CMOL based architectures is 2200 to 2800
times better. It is obvious that CMOL is denser (and slow when used as memory), but
what is not as obvious is that CMOL when used in mixed-signal mode can provide
reasonable speed-up. However, while using mixed-signal CMOL, external postprocessmg CMOS components dominate the area, hence, their virtualization is a
crucial constraint for design and scalingNN.
The digital CMOL and mixed-signal CMOL architectures are the two best
architectures with the highest TPM (or performance over price ratio), form all the
different architecture options studied for Part-B of the BM (i.e. the inference engine).
The TPM of digital CMOL architecture is 25 times better than the TPM of digital
CMOS architecture, and 1897 times better than the TPM of mixed-signal CMOS
architecture. The TPM of mixed-signal CMOL architecture is 20 times better than the
TPM of digital CMOS architecture, and 1505 times better than the TPM of mixed-
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signal CMOS architecture. It would be prudent to keep in mind that some of the
relative differences in the TPM for these architectures are partly dependent on the
particular technology scalingrc assumed* in this work, i.e. digital CMOS is scaledrc to
22 nm, analog CMOS is scaledrc to 90 nm, and CMOL is scaledrc to 3 nm. The
relative difference in scaling between digital CMOS and analog CMOS technologies
has always existed, and will continue in the future, and probably become even worse
[98], [127]. Emerging nanotechnologies, such as CMOL, have been proposed to
scalerc better than traditional technologies (i.e. CMOS) [29]. This assumption is very
practical, because emerging nanotechnologies will always need to have a scaling1c
advantage over traditional technologies, to justify the investment in research and
development for these new technologies.
The results in Chapter 7 suggest that the digital CMOS and digital CMOL
architectures are the two best architectures with the highest TPM (or performance over
price ratio), form all the different architecture options studied for Part-A of the BM
(i.e. the part of the BM related to learning the CBs and CPTs). The TPM of the mixedsignal CMOL architecture for Part-A of the BM is worse compared to the TPM of
digital CMOS and digital CMOL architectures because of the inability to implement
analog and/or non-linear functions using nanogrids or nanodevices. Hence, the mixedsignal CMOL architecture has to depend on analog/mixed-signal CMOS components.

• These relative differences in scaling, also affects the performance/price for the CSSNS
implementations, discussed in the following Section.
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This shows an important limitation of CMOL nanogrids, i.e. such nanogrid structures
are useful only for implementing inner-product or multiply-accumulate type functions.
In Chapter 8 we propose four designs, by combining the two best
designs/architectures for Part-A of the BM, and the two best designs/architectures for
Part-B of the BM. The final performance over price ratio for these four proposed
designs is dependent on the TPM of Part-B of the BM because the implementation of
Part-B of the BM dominates the performance/price requirements of the complete BM
(i.e. combined Part-A and Part-B of the BM). In Chapter 8 we provide the scalingNN
estimates of the BM based Cortex-Scale System (BMCSS). Results suggest that the
proposed all-digital designs consisting of digital CMOL memory are approaching
biological densities (i.e. the area for the BMCSS is 5 to 7 times the area of the actual
human cortex), and with manageable power (i.e. the power density is within the ITRS
allowed maximum limit of 200 W-cm-2). These results also validate Likharev's claim
that CMOL implementations have the capability of approaching biological/cortical
densities, and with manageable power consumption [29]. The other proposed designs,
which consist of mixed-signal components provide approximately 5x performance
advantage, but at the cost of approximately 5x price disadvantage.

10.2 CONCLUSIONS FOR CORTEX-SCALE SPIKING NEURAL SYSTEM
The results in Chapter 9 suggest that the mixed-signal CMOL design is the
best amongst the various designs studied for the CSSNS implementation, in terms of
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both the performance over price ratio, and in terms of only the price (for example, the
number of wafers required to implement the CSSNS). The normalized performance
over price ratio of mixed-signal design is approximately 300 times better than the
other designs. One of the reasons behind this is the implementation of all synapses
(1.6x10 14 synapses in the CSSNS) using dense nanogrids/nanodevices. However, the
mixed-signal design could have had even better advantage in terms of density, if we
could implement the I&F neurons using nanocircuits. In the mixed-signal CMOL
design presented here, all 2x 10 10 neurons are assumed to be implemented using multitransistor analog CMOS I&F neuron circuit. This again, points out the limitation of
CMOL nanogrids, i.e. such nanogrid structures in cannot implement analog/non-linear
functions at the nanodevice level [132]. Of course this is more of a limitation of the
nanodevice functionality, rather than the strcutrue itself, and in future, new nanocircuit
candidates could emerge, which could be programmed for analog behavior, similar to
that obtained during subthreshold operations of traditional analog CMOS circuits.
Another issue that limited the price advantage of the mixed-signal CMOL design was
the requirement for digital multiplexed communication. For digital multiplexed
communication, additional digital memory is required; of course this memory is
implemented as digital CMOL memory, but this limits the true advantage of doing
signal communication in mixed-signal mode on nanowires in the nanogrids. This
problem is also valid for analog CMOS design, which has to be partitioned into

• We would like to remind the reader that, all the performance numbers for the CSSNS correspond to
the (biological) sparse input/output activites, i.e. 1% of all neurons can be "substantially active
concurrently". See Section 9.4.1.2 for more details.
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several PNs, just for the sake of digital multiplexed communications. In general,
analog and/or mixed-signal designs will always have this limitation, because it is
infeasible to map all connections using parallel metal lines (either CMOS metal or
nanowires), due to the enormous O(N3) area requirements [96].
Even though the mixed-signal CMOL and analog CMOS designs have fast
computation-times, i.e. it can compute its neuronal inner-product very fast on the
mixed-signal parallel structure within the PNs, the final time is dominated by the the
communication-time

for

digital

multiplexed

communication

between

these

partitions/PN s. Hence, the true advantage of inherent storage and computation
available from parallel mixed-signal structures within the PNs becomes insignificant,
when considering the complete CSSNS.
An important column to notice in Table 9-2 is the "No. of PNs @ sweet spot"
or "No. of Partitions". The numbers in this column indicate that all the interesting
trade-offs related to computation-times and communication-times for human cortexscale system will occur when the number of partitions/PNs will be in the range 0.3
million to 30 million. Integrating these many application-specific PNs on multiple
wafers to build a complete system, will be a major challenge, and will require verylarge investments for multi-wafer-scale integration (i.e. designing, manufacturing, and
testing), before researchers can even start experimenting their cortical hypotheses on
such multi-million dollar cortex-scale neuromorphic hardware systems.
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Another important issue for mixed-signal CMOL designs is the input diversity
problem. This problem is related to maximum size possible for nanogrids, in terms of
its manufacturability, etc. This maximum size for the nanogrids, combined with the
degree of overlap/sharing between the neurons' inputs, and the degree of local to
global connections withing a PN, will determine how many synapses (and indirectly
neurons) could be implemented using a maximum sized nano grid. These issues will
indirectly govern the final performance/price of the mixed-signal CMOL design for
the CSSNS. Most of this discussion is also applicable to analog CMOS floating gate
array structures in the analog CMOS design for the CSSNS.
Finally, for the mixed-signal CMOL based CSSNS, we have verified the
claims by Likharev [29], i.e. CMOL based design has the potential of approaching
biological densities (the mixed-signal CMOL PN based CSSNS has 4x the area as
compared to the actual cortex area), far exceeds biological* speeds (the mixed-signal
CMOL PN based CSSNS has a total update time less than 10 ms [19]), and the power
consumptions of the CSSNS is manageable (well below the ITRS allowed power
density limit of 200 W·cm-2 or 2 W-mm- 2).
And last but not the least, the work presente9 in this dissertation provides
valuable feedback on the viability of CMOL based computation, and how it can be
used to implement Bayesian inference engines (including a novel use of mixed-signal

• Some suggested benchmarks for biological speeds are: Single layer/network of abstract
computational/neural models should update within 10 ms, and the complete hierarchical network
dynamics could take as long as 200 ms.
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CMOL nanogrid to do vector-matrix multiplication) and large-scale spiking neural
networks, and provides the prospects of building cortex-scale intelligent/neuromorphic
hardware systems using emerging nano-scale structures.
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11. FUTURE WORK
We believe that this work is an essential step in architecting and implementing
biologically inspired computational models and hardware. We are not aware of any
work that has done this thorough of an analysis of the implementation space of such
models. We also believe that the methodology that we developed and presented in this
work is a major contribution to this field. For these reasons, there are many directions
that future research can take, including:
•

The temporal component of learning can be included in Part-A of the BM,
either as suggested in GHM [22], or as implemented in HTM [23]. The
overhead cost related to this added temporal functionality could be estimated,
and compared to the baseline performance/price results provided in this
dissertation.

•

New and improved methods need to be investigated for better codebook
generation, especially the methods that can be easily integrated with Bayesian
inference frameworks. A plethora of vector quantization techniques already
exist (85], however, some of these need to be revisited and reevaluated.

•

Find the (direct) comprehensive equivalent of the BM in terms of biological /
spiking neural networks, i.e. focus on bridging the gap between intermediatelevel of abstraction and neural-level of abstraction. Probably, this is the
toughest of the future works discussed here.
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• Study and develop an approximate version of the inference framework; for
example, by approximating Part-B of the BM using bidirectional associative
memory, because those have been shown to do an approximate Bayesian
inference under certain constraints [88], [84]. The performance/price for the
hardware implementations could be investigated, and again, can be compared
to the baseline performance/price results provided in this dissertation.
•

For all the designs for the CSSNS, we need to include STDP based learning,
and estimate the overheads related to the same. Recent work [164], has
proposed a technique based on specifically shaped spikes, for doing STDP
learning in nano-memristive synapses, and have suggested that this added
functionality will "neither require significant computational resources nor
additional memory". Similar techniques need to be further evaluated.

•

For the CSSNS, we could modify the neural model to include multiple axonal
delay paths (for example the neural models suggested in [165], [166]). We
need to investigate the viability of implementing such functionality using
existing and emerging circuit technologies. We proposed one particular CMOL
based approach for the same in [27]. However, more work needs to be done to
estimate the performance/price for the same.

•

An analysis could be done for implementing the CSSNS using inexpensive,
low power processors, such as the Intel Atom, and commercial memory
technologies such as DRAM, NAND flash and/or solid-state drive.
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• As various nanoelectronic devices mature, and as new nanoelectronic circuit
candidates are discovered, some of the traditional and/or nano circuit
components used in this dissertation can be substituted with those new
candidates,

and

a

similar analysis

can

be

done

to

estimate

the

performance/price trade-offs. Again, new performance/price results can be
compared to the baseline performance/price numbers derived here.
•

Future work could consider the indepth study of the effects of CMOL defect
rate on the various CMOL components and architectures. For example, defects
can drastically affect the functioning of the mixed-signal VMM structures, and
reconfiguration/rerouting in the SVMM will be much more complicated as
compared to defect correction in digital CMOL memories.

•

The methodology proposed in this dissertation does not explicitly include the
criteria for measuring and studying the

optimality of the various

designs/architectures. Future work could include a specific strategy to identify
the various design parameters that affect the final performance/price of the
architectures, and perform a sensitivity analysis of the performance/price
versus those parameters.
•

A set of hardware analyses, similar to the one done in this dissertation, can be
performed for a wide range of existing cortical models and/or BICMs, and the
performance/price results for each one can be compared to our baseline to help
determine the BICM which has the best overall performance/price. And it is a
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necessary step in determining the best design/architecture for each of the
BICMs. One of the main objectives of this dissertation is to motivate other
research groups to begin to do these kinds of design space explorations as part
of their future work.
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